OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_15/] [or1200/] [rtl/] - Rev 401

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
401 *** empty log message *** simons 8265d 22h /or1k/tags/rel_15/or1200/rtl/
400 force_dslot_fetch does not work - allways zero. simons 8265d 22h /or1k/tags/rel_15/or1200/rtl/
399 Trap insn couses break after exits ex_insn. simons 8265d 22h /or1k/tags/rel_15/or1200/rtl/
391 Fixed except_stop width and fixed EX PC for 1400444f no-ops. lampret 8268d 18h /or1k/tags/rel_15/or1200/rtl/
390 Changed instantiation name of VS RAMs. lampret 8268d 19h /or1k/tags/rel_15/or1200/rtl/
387 Now FPGA and ASIC target are separate. lampret 8268d 21h /or1k/tags/rel_15/or1200/rtl/
386 Fixed VS RAM instantiation - again. lampret 8268d 21h /or1k/tags/rel_15/or1200/rtl/
370 Program counter divided to PPC and NPC. simons 8272d 19h /or1k/tags/rel_15/or1200/rtl/
367 Changed DSR/DRR behavior and exception detection. lampret 8273d 08h /or1k/tags/rel_15/or1200/rtl/
365 Added wb_cyc_o assignment after it was removed by accident. lampret 8274d 03h /or1k/tags/rel_15/or1200/rtl/
360 Added OR1200_REGISTERED_INPUTS. lampret 8275d 19h /or1k/tags/rel_15/or1200/rtl/
359 Added optional sampling of inputs. lampret 8275d 19h /or1k/tags/rel_15/or1200/rtl/
358 Fixed virtual silicon single-port rams instantiation. lampret 8275d 19h /or1k/tags/rel_15/or1200/rtl/
357 Fixed dbg_is_o assignment width. lampret 8275d 19h /or1k/tags/rel_15/or1200/rtl/
356 Break point bug fixed simons 8275d 22h /or1k/tags/rel_15/or1200/rtl/
354 Fixed width of du_except. lampret 8276d 16h /or1k/tags/rel_15/or1200/rtl/
353 Cashes disabled. simons 8277d 02h /or1k/tags/rel_15/or1200/rtl/
352 OR1200_REGISTERED_OUTPUTS can now be enabled. lampret 8278d 05h /or1k/tags/rel_15/or1200/rtl/
351 Fixed some l.trap typos. lampret 8278d 07h /or1k/tags/rel_15/or1200/rtl/
350 For GDB changed single stepping and disabled trap exception. lampret 8278d 08h /or1k/tags/rel_15/or1200/rtl/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.