OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_16/] - Rev 169

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
169 Fixed memory cells. Moved monitor.h into monitor.v lampret 8373d 00h /or1k/tags/rel_16/
168 Major clean-up. lampret 8376d 14h /or1k/tags/rel_16/
167 - SPR values corrected
- testbenches now work
- lot of optimizations, use --disable-debugmod for optimal performance
- some tick timer bugs fixed		 markom 8377d 13h /or1k/tags/rel_16/
166 Fixed RAM's oen bug. Cache bypass under development. lampret 8395d 00h /or1k/tags/rel_16/
165 Added variable ack of WB transfers (see NODELAY_WBx). lampret 8395d 00h /or1k/tags/rel_16/
164 *** empty log message *** lampret 8397d 02h /or1k/tags/rel_16/
163 Forgot files.f file. lampret 8397d 02h /or1k/tags/rel_16/
162 Benches (under development). lampret 8397d 02h /or1k/tags/rel_16/
161 Development version of RTL. Libraries are missing. lampret 8397d 03h /or1k/tags/rel_16/
160 simulation script lampret 8397d 03h /or1k/tags/rel_16/
159 synthesis scripts lampret 8397d 03h /or1k/tags/rel_16/
158 Initial RTEMS import chris 8406d 17h /or1k/tags/rel_16/
157 Update simons 8413d 20h /or1k/tags/rel_16/
156 File moved to opcode. simons 8413d 20h /or1k/tags/rel_16/
155 Update simons 8413d 20h /or1k/tags/rel_16/
154 Updated for new runtime environment chris 8419d 20h /or1k/tags/rel_16/
153 Writes to SPR_PC are now enabled chris 8419d 20h /or1k/tags/rel_16/
152 Breakpoint exceptions from single step are not printed now. chris 8419d 20h /or1k/tags/rel_16/
151 Typo in the previous commit. Sorry. chris 8419d 20h /or1k/tags/rel_16/
150 Fixed some single stepping issues chris 8419d 20h /or1k/tags/rel_16/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.