OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_16/] - Rev 643

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
643 Quick bug fix. ivang 8227d 15h /or1k/tags/rel_16/
642 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8227d 15h /or1k/tags/rel_16/
641 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8227d 15h /or1k/tags/rel_16/
640 Merge profiler and mprofiler with sim. ivang 8227d 16h /or1k/tags/rel_16/
639 MMU cache inhibit bit test added. simons 8230d 07h /or1k/tags/rel_16/
638 TLBTR CI bit is now working properly. simons 8230d 07h /or1k/tags/rel_16/
637 Updated file names. lampret 8230d 08h /or1k/tags/rel_16/
636 Fixed combinational loops. lampret 8230d 08h /or1k/tags/rel_16/
635 Fixed Makefile bug. ivang 8230d 10h /or1k/tags/rel_16/
634 configure.in : fixed to build start/Makefile
start.S : l.jalr r9 -> l.jr r9

Added missing files.		 ivang 8231d 11h /or1k/tags/rel_16/
633 Bug fix in command line parser. ivang 8231d 12h /or1k/tags/rel_16/
632 profiler and mprofiler merged into sim. ivang 8232d 07h /or1k/tags/rel_16/
631 Real cache access is simulated now. simons 8233d 06h /or1k/tags/rel_16/
630 some bug fixes in store buffer analysis markom 8233d 15h /or1k/tags/rel_16/
629 typo fixed markom 8233d 18h /or1k/tags/rel_16/
627 or32 restored markom 8233d 19h /or1k/tags/rel_16/
626 store buffer added markom 8233d 19h /or1k/tags/rel_16/
625 Bus error bug fixed. Cache routines added. simons 8234d 11h /or1k/tags/rel_16/
624 Added logging of writes/read to/from SPR registers. ivang 8234d 12h /or1k/tags/rel_16/
623 update based on recent changes; arithmetic instructions does not modify carry yet markom 8234d 13h /or1k/tags/rel_16/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.