OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_16/] - Rev 984

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
984 Disable SB until it is tested lampret 8002d 22h /or1k/tags/rel_16/
983 First checkin lampret 8003d 00h /or1k/tags/rel_16/
982 Moved to sim/bin lampret 8003d 00h /or1k/tags/rel_16/
981 First checkin. lampret 8003d 00h /or1k/tags/rel_16/
980 Removed sim.tcl that shouldn't be here. lampret 8003d 00h /or1k/tags/rel_16/
979 Removed old test case binaries. lampret 8003d 00h /or1k/tags/rel_16/
978 Added variable delay for SRAM. lampret 8003d 00h /or1k/tags/rel_16/
977 Added store buffer. lampret 8003d 00h /or1k/tags/rel_16/
976 Added store buffer lampret 8003d 00h /or1k/tags/rel_16/
975 First checkin lampret 8003d 00h /or1k/tags/rel_16/
974 Enabled what works on or1ksim and disabled other tests. lampret 8003d 02h /or1k/tags/rel_16/
973 generated cuc top scheduler builds without syntax errors; not tested yet markom 8005d 06h /or1k/tags/rel_16/
972 Interrupt suorces fixed. simons 8005d 06h /or1k/tags/rel_16/
971 Now even keyboard test passes. simons 8005d 09h /or1k/tags/rel_16/
970 Testbench is now running on ORP architecture platform. simons 8005d 22h /or1k/tags/rel_16/
969 Checking in except directory. lampret 8006d 13h /or1k/tags/rel_16/
968 Checking in utils directory. lampret 8006d 13h /or1k/tags/rel_16/
967 Checking in mul directory. lampret 8006d 13h /or1k/tags/rel_16/
966 Checking in cbasic directory. lampret 8006d 13h /or1k/tags/rel_16/
965 Checking in basic directory. lampret 8006d 13h /or1k/tags/rel_16/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.