URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_16/] [or1200/] [rtl/] [verilog/] - Rev 1783

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
1765		root	5597d 06h	/or1k/tags/rel_16/or1200/rtl/verilog/
1212	This commit was manufactured by cvs2svn to create tag 'rel_16'.		7520d 04h	/or1k/tags/rel_16/or1200/rtl/verilog/
1211	New wb_biu for iwb interface.	lampret	7520d 04h	/or1k/tags/rel_16/or1200/rtl/verilog/
1208	Added useless signal genpc_stop_refetch.	lampret	7520d 04h	/or1k/tags/rel_16/or1200/rtl/verilog/
1207	Static exception prefix.	lampret	7520d 04h	/or1k/tags/rel_16/or1200/rtl/verilog/
1200	mbist signals updated according to newest convention	markom	7568d 20h	/or1k/tags/rel_16/or1200/rtl/verilog/
1194	correct all the syntax errors	dries	7603d 19h	/or1k/tags/rel_16/or1200/rtl/verilog/
1188	Added support for rams with byte write access.	simons	7619d 20h	/or1k/tags/rel_16/or1200/rtl/verilog/
1186	Added support for rams with byte write access.	simons	7620d 19h	/or1k/tags/rel_16/or1200/rtl/verilog/
1184	Scan signals mess fixed.	simons	7627d 12h	/or1k/tags/rel_16/or1200/rtl/verilog/
1179	BIST interface added for Artisan memory instances.	simons	7635d 15h	/or1k/tags/rel_16/or1200/rtl/verilog/
1161	When OR1200_NO_IMMU and OR1200_NO_IC are not both defined or undefined at the same time, results in a IC bug. Fixed.	lampret	7702d 02h	/or1k/tags/rel_16/or1200/rtl/verilog/
1159	No functional changes. Added defines to disable implementation of multiplier/MAC	lampret	7745d 04h	/or1k/tags/rel_16/or1200/rtl/verilog/
1155	No functional change. Only added customization for exception vectors.	lampret	7748d 06h	/or1k/tags/rel_16/or1200/rtl/verilog/
1140	Fixed OR1200_CLKDIV_x_SUPPORTED defines. Fixed order of ifdefs.	lampret	7761d 07h	/or1k/tags/rel_16/or1200/rtl/verilog/
1139	Fixed OR1200_CLKDIV_x_SUPPORTED defines. Better description.	lampret	7761d 08h	/or1k/tags/rel_16/or1200/rtl/verilog/
1132	RFRAM defines comments updated. Altera LPM option added.	lampret	7762d 03h	/or1k/tags/rel_16/or1200/rtl/verilog/
1131	Added another pipe stage to match gmult. One day second pipe in amult and gmult might be removed to get better performance.	lampret	7762d 03h	/or1k/tags/rel_16/or1200/rtl/verilog/
1130	RFRAM type always need to be defined.	lampret	7762d 03h	/or1k/tags/rel_16/or1200/rtl/verilog/
1129	Added Altera LPM RAMs. Changed generic RAM output when OE inactive.	lampret	7762d 03h	/or1k/tags/rel_16/or1200/rtl/verilog/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_16/] [or1200/] [rtl/] [verilog/] - Rev 1783

Filtering Options