OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_18/] [or1200/] - Rev 1175

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1175 Added three missing wire declarations. No functional changes. lampret 7698d 04h /or1k/tags/rel_18/or1200/
1172 Added embedded memory QMEM. lampret 7700d 13h /or1k/tags/rel_18/or1200/
1171 Added embedded memory QMEM. lampret 7700d 14h /or1k/tags/rel_18/or1200/
1163 This commit was manufactured by cvs2svn to create branch 'branch_qmem'. 7733d 02h /or1k/tags/rel_18/or1200/
1161 When OR1200_NO_IMMU and OR1200_NO_IC are not both defined or undefined at the same time, results in a IC bug. Fixed. lampret 7733d 02h /or1k/tags/rel_18/or1200/
1159 No functional changes. Added defines to disable implementation of multiplier/MAC lampret 7776d 05h /or1k/tags/rel_18/or1200/
1155 No functional change. Only added customization for exception vectors. lampret 7779d 07h /or1k/tags/rel_18/or1200/
1140 Fixed OR1200_CLKDIV_x_SUPPORTED defines. Fixed order of ifdefs. lampret 7792d 08h /or1k/tags/rel_18/or1200/
1139 Fixed OR1200_CLKDIV_x_SUPPORTED defines. Better description. lampret 7792d 08h /or1k/tags/rel_18/or1200/
1132 RFRAM defines comments updated. Altera LPM option added. lampret 7793d 04h /or1k/tags/rel_18/or1200/
1131 Added another pipe stage to match gmult. One day second pipe in amult and gmult might be removed to get better performance. lampret 7793d 04h /or1k/tags/rel_18/or1200/
1130 RFRAM type always need to be defined. lampret 7793d 04h /or1k/tags/rel_18/or1200/
1129 Added Altera LPM RAMs. Changed generic RAM output when OE inactive. lampret 7793d 04h /or1k/tags/rel_18/or1200/
1112 Updated sensitivity list for trace buffer [only relevant for Xilinx FPGAs] lampret 7868d 02h /or1k/tags/rel_18/or1200/
1104 Added optional support for WB B3 specification (xwb_cti_o, xwb_bte_o). Made xwb_cab_o optional. lampret 7912d 20h /or1k/tags/rel_18/or1200/
1083 SB mem width fixed. simons 7944d 15h /or1k/tags/rel_18/or1200/
1079 RAMs wrong connected to the BIST scan chain. mohor 7953d 13h /or1k/tags/rel_18/or1200/
1078 Previous check-in was done by mistake. mohor 7953d 14h /or1k/tags/rel_18/or1200/
1077 Signal scanb_sen renamed to scanb_en. mohor 7953d 14h /or1k/tags/rel_18/or1200/
1069 Signal scanb_eni renamed to scanb_en mohor 7957d 07h /or1k/tags/rel_18/or1200/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.