OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_2/] - Rev 198

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
198 Moved from testbench.old simons 8343d 23h /or1k/tags/rel_2/
197 This is not used any more. simons 8343d 23h /or1k/tags/rel_2/
196 Configuration SPRs added. simons 8344d 00h /or1k/tags/rel_2/
195 New test added. simons 8344d 00h /or1k/tags/rel_2/
194 Fixed a bug for little endian architectures. Could cause a hang of
gdb under some circumstances.		 chris 8344d 08h /or1k/tags/rel_2/
193 Declared RISCOP.RESET to be volatile so that -O2 optimization would
not optimize away the correct behavior by trying to be too clever.		 chris 8344d 08h /or1k/tags/rel_2/
192 Removed GlobalMode reference causing problems for --disable-debugmod
option.		 chris 8344d 17h /or1k/tags/rel_2/
191 Added UART jitter var to sim config chris 8345d 13h /or1k/tags/rel_2/
190 Added jitter initialization chris 8345d 13h /or1k/tags/rel_2/
189 fixed mode handling for tick facility chris 8345d 13h /or1k/tags/rel_2/
188 fixed PIC interrupt controller chris 8345d 13h /or1k/tags/rel_2/
187 minor change to clear pending exception chris 8345d 13h /or1k/tags/rel_2/
186 major change to UART structure chris 8345d 13h /or1k/tags/rel_2/
185 major change to UART code chris 8345d 13h /or1k/tags/rel_2/
184 modified decode for trace debugging chris 8345d 13h /or1k/tags/rel_2/
183 changed special case for PICSR chris 8345d 13h /or1k/tags/rel_2/
182 updated exception handling procedures chris 8345d 13h /or1k/tags/rel_2/
181 Added trace/stall commands chris 8345d 13h /or1k/tags/rel_2/
180 Updated debug. lampret 8345d 19h /or1k/tags/rel_2/
179 Sim run script lampret 8365d 12h /or1k/tags/rel_2/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.