OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_2/] [or1200/] [rtl/] - Rev 735

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
735 Fixed async loop. Changed multiplier type for ASIC. lampret 8159d 02h /or1k/tags/rel_2/or1200/rtl/
668 Lapsus fixed. simons 8183d 12h /or1k/tags/rel_2/or1200/rtl/
663 No longer using async rst as sync reset for the counter. lampret 8186d 02h /or1k/tags/rel_2/or1200/rtl/
660 Speed optimizations (removed duplicate _cyc_ and _stb_). Fixed D/IMMU cache-inhibit attr. lampret 8186d 23h /or1k/tags/rel_2/or1200/rtl/
636 Fixed combinational loops. lampret 8196d 08h /or1k/tags/rel_2/or1200/rtl/
617 Changed 'void' nop-ops instead of insn[0] to use insn[16]. Debug unit stalls the tick timer. Prepared new flag generation for add and and insns. Blocked DC/IC while they are turned off. Fixed I/D MMU SPRs layout except WAYs. TODO: smart IC invalidate, l.j 2 and TLB ways. lampret 8201d 03h /or1k/tags/rel_2/or1200/rtl/
610 Changed default reset values for SR and ESR to match or1ksim's. Fixed flop model in or1200_dpram_32x32 when OR1200_XILINX_RAM32X1D is defined. lampret 8205d 20h /or1k/tags/rel_2/or1200/rtl/
597 Fixed OR1200_XILINX_RAM32X1D. lampret 8209d 14h /or1k/tags/rel_2/or1200/rtl/
596 SR[TEE] should be zero after reset. lampret 8209d 18h /or1k/tags/rel_2/or1200/rtl/
595 Fixed 'the NPC single-step fix'. lampret 8210d 14h /or1k/tags/rel_2/or1200/rtl/
589 No more low/high priority interrupts (PICPR removed). Added tick timer exception. Added exception prefix (SR[EPH]). Fixed single-step bug whenreading NPC. lampret 8210d 20h /or1k/tags/rel_2/or1200/rtl/
573 Fixed module name when compiling with OR1200_XILINX_RAM32X1D lampret 8213d 22h /or1k/tags/rel_2/or1200/rtl/
571 Changed alignment exception EPCR. Not tested yet. lampret 8214d 07h /or1k/tags/rel_2/or1200/rtl/
570 Fixed order of syscall and range exceptions. lampret 8214d 09h /or1k/tags/rel_2/or1200/rtl/
569 Default ASIC configuration does not sample WB inputs. lampret 8214d 18h /or1k/tags/rel_2/or1200/rtl/
562 Fixed mem2reg bug in FAST implementation. Updated debug unit to work with new genpc/if. lampret 8214d 22h /or1k/tags/rel_2/or1200/rtl/
536 Fixed typo. OR1200_REGISTERED_OUTPUTS was not defined. Should be. lampret 8221d 03h /or1k/tags/rel_2/or1200/rtl/
512 Uncommented OR1200_REGISTERED_OUTPUTS for FPGA target. lampret 8225d 07h /or1k/tags/rel_2/or1200/rtl/
504 New prefixes for RTL files, prefixed module names. Updated cache controllers and MMUs. lampret 8225d 20h /or1k/tags/rel_2/or1200/rtl/
402 Added OR1200_GENERIC_MULTP2_32X32 and OR1200_ASIC_MULTP2_32X32 lampret 8255d 23h /or1k/tags/rel_2/or1200/rtl/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.