OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_21/] - Rev 68

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
68 Added hook for l.sys 204. Changed SPR of flag (no more CCR) lampret 8708d 01h /or1k/tags/rel_21/
67 Added simulator "application load". lampret 8708d 01h /or1k/tags/rel_21/
66 Added another set of eval_ functions that should be used directly by simulator.
evalsim_ and setsim_ don't go through MMU transaltion mechanism.		 lampret 8708d 01h /or1k/tags/rel_21/
65 Added DMMU stats. lampret 8708d 01h /or1k/tags/rel_21/
64 SPR bit definition moved to spr_defs.h. lampret 8708d 01h /or1k/tags/rel_21/
63 Fixed a bug in getsprbits/setsprbits functions (now mask can have arbitry
alignment of bits).		 lampret 8708d 01h /or1k/tags/rel_21/
62 OR1K DMMU model. lampret 8708d 01h /or1k/tags/rel_21/
61 2000-09-26 Joel Sherrill <joel@OARcorp.com>

* libc/sys/rtems/include/pthread.h: Added file missed by earlier
commit of RTEMS modifications.		 joel 8722d 19h /or1k/tags/rel_21/
60 Memory model changed. lampret 8743d 04h /or1k/tags/rel_21/
59 2000-09-05 Joel Sherrill <joel@OARcorp.com>

* Merged newlib-1.8.2-rtems-20000905.diff which includes
or16 and or32 configuration support.		 joel 8743d 15h /or1k/tags/rel_21/
57 This commit was generated by cvs2svn to compensate for changes in r56, which
included commits to RCS files with non-trunk default branches.		 joel 8749d 13h /or1k/tags/rel_21/
55 Added 'dv' command for dumping memory as verilog model. lampret 8759d 01h /or1k/tags/rel_21/
54 Regular maintenance. lampret 8759d 01h /or1k/tags/rel_21/
53 Added setjmp/longjmp. lampret 8764d 01h /or1k/tags/rel_21/
52 Comment character changed. lampret 8819d 21h /or1k/tags/rel_21/
51 Exception detection changed a bit. lampret 8819d 21h /or1k/tags/rel_21/
50 Added CURINSN macro. lampret 8819d 21h /or1k/tags/rel_21/
49 Changed simulation mode to non-virtual (real). lampret 8819d 21h /or1k/tags/rel_21/
48 Added CCR. lampret 8819d 21h /or1k/tags/rel_21/
47 Added interrupt recognition and better memory dump. lampret 8819d 21h /or1k/tags/rel_21/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.