OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_21/] - Rev 712

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
712 eval_operand and set_operand functions are being generated markom 8171d 04h /or1k/tags/rel_21/
711 Ram size exteneded to 4Mb. simons 8171d 07h /or1k/tags/rel_21/
710 _print removed. simons 8171d 08h /or1k/tags/rel_21/
709 eval_operands is now being generated markom 8171d 10h /or1k/tags/rel_21/
708 Sash can be now built with or32-uclibc tool chain. simons 8171d 20h /or1k/tags/rel_21/
707 _start label is now the entry point. simons 8171d 20h /or1k/tags/rel_21/
706 insn_decode execution part replaced by generated function decode_execute; use --enable-simple to use runtime decoding markom 8172d 02h /or1k/tags/rel_21/
705 Updated changed registers. ivang 8173d 03h /or1k/tags/rel_21/
704 exe_logs now print also l.nop 3 printfs markom 8173d 04h /or1k/tags/rel_21/
703 small optimizations to dissasemble markom 8173d 07h /or1k/tags/rel_21/
702 Initial coding of ethernet simulator model finished. ivang 8173d 07h /or1k/tags/rel_21/
701 Memory allocation for sections changed. simons 8174d 08h /or1k/tags/rel_21/
700 vfork reapaired again. simons 8174d 17h /or1k/tags/rel_21/
699 Simprintf bug fixed again. simons 8177d 20h /or1k/tags/rel_21/
698 Simprintf bug fixed again. simons 8177d 20h /or1k/tags/rel_21/
697 Simprintf bug fixed again. simons 8177d 20h /or1k/tags/rel_21/
696 Development version of ethernet.c ivang 8180d 03h /or1k/tags/rel_21/
695 Modifications and additions for finished ethernet core. ivang 8180d 03h /or1k/tags/rel_21/
694 immediate stats added markom 8180d 07h /or1k/tags/rel_21/
693 exception info is outputted only in verbose mode markom 8180d 09h /or1k/tags/rel_21/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.