OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_21/] - Rev 986

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
986 outputs out of function are not registered anymore markom 8001d 07h /or1k/tags/rel_21/
985 DTLB translation doesn't work on or1ksim when IC/DC enabled. lampret 8001d 19h /or1k/tags/rel_21/
984 Disable SB until it is tested lampret 8001d 19h /or1k/tags/rel_21/
983 First checkin lampret 8001d 21h /or1k/tags/rel_21/
982 Moved to sim/bin lampret 8001d 21h /or1k/tags/rel_21/
981 First checkin. lampret 8001d 21h /or1k/tags/rel_21/
980 Removed sim.tcl that shouldn't be here. lampret 8001d 21h /or1k/tags/rel_21/
979 Removed old test case binaries. lampret 8001d 21h /or1k/tags/rel_21/
978 Added variable delay for SRAM. lampret 8001d 21h /or1k/tags/rel_21/
977 Added store buffer. lampret 8001d 21h /or1k/tags/rel_21/
976 Added store buffer lampret 8001d 21h /or1k/tags/rel_21/
975 First checkin lampret 8001d 21h /or1k/tags/rel_21/
974 Enabled what works on or1ksim and disabled other tests. lampret 8001d 23h /or1k/tags/rel_21/
973 generated cuc top scheduler builds without syntax errors; not tested yet markom 8004d 03h /or1k/tags/rel_21/
972 Interrupt suorces fixed. simons 8004d 04h /or1k/tags/rel_21/
971 Now even keyboard test passes. simons 8004d 06h /or1k/tags/rel_21/
970 Testbench is now running on ORP architecture platform. simons 8004d 19h /or1k/tags/rel_21/
969 Checking in except directory. lampret 8005d 11h /or1k/tags/rel_21/
968 Checking in utils directory. lampret 8005d 11h /or1k/tags/rel_21/
967 Checking in mul directory. lampret 8005d 11h /or1k/tags/rel_21/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.