OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_21/] [or1200/] - Rev 351

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
351 Fixed some l.trap typos. lampret 8337d 02h /or1k/tags/rel_21/or1200/
350 For GDB changed single stepping and disabled trap exception. lampret 8337d 03h /or1k/tags/rel_21/or1200/
338 Added 'setpc'. Renamed some signals (except_flushpipe into flushpipe etc) lampret 8342d 02h /or1k/tags/rel_21/or1200/
337 Fixed tick timer interrupt reporting by using TTCR[IP] bit. lampret 8342d 02h /or1k/tags/rel_21/or1200/
328 Moved flag bit into SR. Changed RF enable from constant enable to dynamic enable for read ports. lampret 8343d 10h /or1k/tags/rel_21/or1200/
316 Fixed exceptions. lampret 8345d 08h /or1k/tags/rel_21/or1200/
271 Added missing endif lampret 8349d 21h /or1k/tags/rel_21/or1200/
265 Modified virtual silicon instantiations. lampret 8352d 17h /or1k/tags/rel_21/or1200/
220 Fixed parameters in generic sprams. lampret 8363d 16h /or1k/tags/rel_21/or1200/
219 Fixed sensitivity list. lampret 8364d 18h /or1k/tags/rel_21/or1200/
218 Removed params from generic_XX.v. Added translate_off/on in sprs.v and id.v. Removed spr_addr from dc.v and ic.v. Fixed CR+LF. lampret 8364d 18h /or1k/tags/rel_21/or1200/
217 Fixed some synthesis warnings. Configured with caches and MMUs. lampret 8366d 13h /or1k/tags/rel_21/or1200/
216 No longer needed. lampret 8371d 23h /or1k/tags/rel_21/or1200/
215 MP3 version. lampret 8371d 23h /or1k/tags/rel_21/or1200/
210 Updated debug. More cleanup. Added MAC. lampret 8385d 07h /or1k/tags/rel_21/or1200/
209 Update debug. lampret 8387d 12h /or1k/tags/rel_21/or1200/
205 Adding debug capabilities. Half done. lampret 8393d 07h /or1k/tags/rel_21/or1200/
203 Updated from xess branch. lampret 8397d 12h /or1k/tags/rel_21/or1200/
180 Updated debug. lampret 8410d 11h /or1k/tags/rel_21/or1200/
179 Sim run script lampret 8430d 04h /or1k/tags/rel_21/or1200/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.