OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_24/] - Rev 463

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
463 Interrupt has the highest priority among all exceptions. simons 8273d 01h /or1k/tags/rel_24/
462 Exception test. simons 8274d 00h /or1k/tags/rel_24/
461 DTLBMISS and DPF exceptions are fixed in simulator. simons 8274d 01h /or1k/tags/rel_24/
460 excpt test removed except test added. simons 8274d 01h /or1k/tags/rel_24/
459 This is replaced by except test. simons 8274d 01h /or1k/tags/rel_24/
458 Align, bus error and range exception fixed. simons 8274d 01h /or1k/tags/rel_24/
457 Page size set to 8192. simons 8277d 05h /or1k/tags/rel_24/
456 Page size bug fixed. simons 8277d 05h /or1k/tags/rel_24/
455 For mc tests ivang 8277d 10h /or1k/tags/rel_24/
454 MC Tests. ivang 8277d 10h /or1k/tags/rel_24/
453 Also performs mc initialization. ivang 8277d 10h /or1k/tags/rel_24/
452 Added mc tests. ivang 8277d 10h /or1k/tags/rel_24/
451 each test should define its own LDFLAGS markom 8277d 11h /or1k/tags/rel_24/
450 Exceptions are allways enabled. simons 8277d 14h /or1k/tags/rel_24/
449 MMU test configuration. simons 8278d 14h /or1k/tags/rel_24/
448 Permission test added. simons 8278d 14h /or1k/tags/rel_24/
447 ITLBMR register bit fields set in order. simons 8278d 15h /or1k/tags/rel_24/
446 ITLBMR register bit fields set in order. simons 8278d 15h /or1k/tags/rel_24/
445 Reading GPIO input reg now also returns values on output bits erez 8278d 17h /or1k/tags/rel_24/
444 Added GPIO simulation erez 8279d 01h /or1k/tags/rel_24/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.