OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_24/] [or1200/] [rtl/] - Rev 1155

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1155 No functional change. Only added customization for exception vectors. lampret 7741d 14h /or1k/tags/rel_24/or1200/rtl/
1140 Fixed OR1200_CLKDIV_x_SUPPORTED defines. Fixed order of ifdefs. lampret 7754d 16h /or1k/tags/rel_24/or1200/rtl/
1139 Fixed OR1200_CLKDIV_x_SUPPORTED defines. Better description. lampret 7754d 16h /or1k/tags/rel_24/or1200/rtl/
1132 RFRAM defines comments updated. Altera LPM option added. lampret 7755d 11h /or1k/tags/rel_24/or1200/rtl/
1131 Added another pipe stage to match gmult. One day second pipe in amult and gmult might be removed to get better performance. lampret 7755d 11h /or1k/tags/rel_24/or1200/rtl/
1130 RFRAM type always need to be defined. lampret 7755d 11h /or1k/tags/rel_24/or1200/rtl/
1129 Added Altera LPM RAMs. Changed generic RAM output when OE inactive. lampret 7755d 11h /or1k/tags/rel_24/or1200/rtl/
1112 Updated sensitivity list for trace buffer [only relevant for Xilinx FPGAs] lampret 7830d 09h /or1k/tags/rel_24/or1200/rtl/
1104 Added optional support for WB B3 specification (xwb_cti_o, xwb_bte_o). Made xwb_cab_o optional. lampret 7875d 04h /or1k/tags/rel_24/or1200/rtl/
1083 SB mem width fixed. simons 7906d 23h /or1k/tags/rel_24/or1200/rtl/
1079 RAMs wrong connected to the BIST scan chain. mohor 7915d 20h /or1k/tags/rel_24/or1200/rtl/
1078 Previous check-in was done by mistake. mohor 7915d 22h /or1k/tags/rel_24/or1200/rtl/
1077 Signal scanb_sen renamed to scanb_en. mohor 7915d 22h /or1k/tags/rel_24/or1200/rtl/
1069 Signal scanb_eni renamed to scanb_en mohor 7919d 14h /or1k/tags/rel_24/or1200/rtl/
1063 Added BIST scan. Special VS RAMs need to be used to implement BIST. lampret 7926d 17h /or1k/tags/rel_24/or1200/rtl/
1055 Removed obsolete comment. lampret 7958d 09h /or1k/tags/rel_24/or1200/rtl/
1054 Fixed a combinational loop. lampret 7958d 10h /or1k/tags/rel_24/or1200/rtl/
1053 Disabled cache inhibit atttribute. lampret 7958d 10h /or1k/tags/rel_24/or1200/rtl/
1038 Fixed a typo, reported by Taylor Su. lampret 7965d 17h /or1k/tags/rel_24/or1200/rtl/
1035 Added optional l.div/l.divu insns. By default they are disabled. lampret 7966d 07h /or1k/tags/rel_24/or1200/rtl/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.