URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_25/] - Rev 199

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
199	Initial import	simons	8342d 15h	/or1k/tags/rel_25/
198	Moved from testbench.old	simons	8345d 02h	/or1k/tags/rel_25/
197	This is not used any more.	simons	8345d 02h	/or1k/tags/rel_25/
196	Configuration SPRs added.	simons	8345d 02h	/or1k/tags/rel_25/
195	New test added.	simons	8345d 02h	/or1k/tags/rel_25/
194	Fixed a bug for little endian architectures. Could cause a hang of gdb under some circumstances.	chris	8345d 10h	/or1k/tags/rel_25/
193	Declared RISCOP.RESET to be volatile so that -O2 optimization would not optimize away the correct behavior by trying to be too clever.	chris	8345d 10h	/or1k/tags/rel_25/
192	Removed GlobalMode reference causing problems for --disable-debugmod option.	chris	8345d 20h	/or1k/tags/rel_25/
191	Added UART jitter var to sim config	chris	8346d 16h	/or1k/tags/rel_25/
190	Added jitter initialization	chris	8346d 16h	/or1k/tags/rel_25/
189	fixed mode handling for tick facility	chris	8346d 16h	/or1k/tags/rel_25/
188	fixed PIC interrupt controller	chris	8346d 16h	/or1k/tags/rel_25/
187	minor change to clear pending exception	chris	8346d 16h	/or1k/tags/rel_25/
186	major change to UART structure	chris	8346d 16h	/or1k/tags/rel_25/
185	major change to UART code	chris	8346d 16h	/or1k/tags/rel_25/
184	modified decode for trace debugging	chris	8346d 16h	/or1k/tags/rel_25/
183	changed special case for PICSR	chris	8346d 16h	/or1k/tags/rel_25/
182	updated exception handling procedures	chris	8346d 16h	/or1k/tags/rel_25/
181	Added trace/stall commands	chris	8346d 16h	/or1k/tags/rel_25/
180	Updated debug.	lampret	8346d 22h	/or1k/tags/rel_25/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_25/] - Rev 199

Filtering Options