OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_26/] - Rev 1214

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1214 Mbist nameing changed, Artisan ram instance signal names fixed, some synthesis waning fixed. simons 7507d 23h /or1k/tags/rel_26/
1213 This commit was manufactured by cvs2svn to create branch 'branch_qmem'. 7512d 11h /or1k/tags/rel_26/
1210 No functional change. lampret 7512d 11h /or1k/tags/rel_26/
1209 Fixed instantiation name. lampret 7512d 11h /or1k/tags/rel_26/
1207 Static exception prefix. lampret 7512d 11h /or1k/tags/rel_26/
1206 Static exception prefix. lampret 7512d 12h /or1k/tags/rel_26/
1175 Added three missing wire declarations. No functional changes. lampret 7659d 10h /or1k/tags/rel_26/
1173 Added QMEM. lampret 7661d 19h /or1k/tags/rel_26/
1172 Added embedded memory QMEM. lampret 7661d 20h /or1k/tags/rel_26/
1171 Added embedded memory QMEM. lampret 7661d 20h /or1k/tags/rel_26/
1163 This commit was manufactured by cvs2svn to create branch 'branch_qmem'. 7694d 08h /or1k/tags/rel_26/
1161 When OR1200_NO_IMMU and OR1200_NO_IC are not both defined or undefined at the same time, results in a IC bug. Fixed. lampret 7694d 08h /or1k/tags/rel_26/
1160 added missing .rodata.* section into rom linker script phoenix 7725d 09h /or1k/tags/rel_26/
1159 No functional changes. Added defines to disable implementation of multiplier/MAC lampret 7737d 11h /or1k/tags/rel_26/
1158 Added simple uart test case. lampret 7738d 12h /or1k/tags/rel_26/
1157 Added syscall test case. lampret 7738d 13h /or1k/tags/rel_26/
1156 Tick timer test case added. lampret 7739d 09h /or1k/tags/rel_26/
1155 No functional change. Only added customization for exception vectors. lampret 7740d 13h /or1k/tags/rel_26/
1154 When using tty channel, put the serial port into raw mode (no echo, no
CR/LF conversion, no other line discipline/buffering).		 sfurman 7748d 04h /or1k/tags/rel_26/
1153 When multiple interrupts were pending, e.g. TX buffer empty and RX
available, reading the UART's IIR register could potentially clear a
TX interrupt before it had been sent to the processor, thus dropping
the interrupt permanently.

Fix tested w/ both eCos and uclinux.		 sfurman 7748d 15h /or1k/tags/rel_26/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.