OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_26/] - Rev 993

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
993 Fixed IMMU bug. lampret 7999d 19h /or1k/tags/rel_26/
992 A bug when cache enabled and bus error comes fixed. simons 8000d 04h /or1k/tags/rel_26/
991 Different memory controller. simons 8000d 04h /or1k/tags/rel_26/
990 Test is now complete. simons 8000d 04h /or1k/tags/rel_26/
989 c++ is making problems so, for now, it is excluded. simons 8001d 12h /or1k/tags/rel_26/
988 ORP architecture supported. simons 8002d 04h /or1k/tags/rel_26/
987 ORP architecture supported. simons 8002d 11h /or1k/tags/rel_26/
986 outputs out of function are not registered anymore markom 8002d 12h /or1k/tags/rel_26/
985 DTLB translation doesn't work on or1ksim when IC/DC enabled. lampret 8002d 23h /or1k/tags/rel_26/
984 Disable SB until it is tested lampret 8002d 23h /or1k/tags/rel_26/
983 First checkin lampret 8003d 01h /or1k/tags/rel_26/
982 Moved to sim/bin lampret 8003d 01h /or1k/tags/rel_26/
981 First checkin. lampret 8003d 01h /or1k/tags/rel_26/
980 Removed sim.tcl that shouldn't be here. lampret 8003d 01h /or1k/tags/rel_26/
979 Removed old test case binaries. lampret 8003d 01h /or1k/tags/rel_26/
978 Added variable delay for SRAM. lampret 8003d 01h /or1k/tags/rel_26/
977 Added store buffer. lampret 8003d 01h /or1k/tags/rel_26/
976 Added store buffer lampret 8003d 01h /or1k/tags/rel_26/
975 First checkin lampret 8003d 01h /or1k/tags/rel_26/
974 Enabled what works on or1ksim and disabled other tests. lampret 8003d 04h /or1k/tags/rel_26/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.