OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_26/] [or1200/] [rtl/] [verilog/] - Rev 1079

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1079 RAMs wrong connected to the BIST scan chain. mohor 7924d 07h /or1k/tags/rel_26/or1200/rtl/verilog/
1078 Previous check-in was done by mistake. mohor 7924d 09h /or1k/tags/rel_26/or1200/rtl/verilog/
1077 Signal scanb_sen renamed to scanb_en. mohor 7924d 09h /or1k/tags/rel_26/or1200/rtl/verilog/
1069 Signal scanb_eni renamed to scanb_en mohor 7928d 02h /or1k/tags/rel_26/or1200/rtl/verilog/
1063 Added BIST scan. Special VS RAMs need to be used to implement BIST. lampret 7935d 04h /or1k/tags/rel_26/or1200/rtl/verilog/
1055 Removed obsolete comment. lampret 7966d 21h /or1k/tags/rel_26/or1200/rtl/verilog/
1054 Fixed a combinational loop. lampret 7966d 21h /or1k/tags/rel_26/or1200/rtl/verilog/
1053 Disabled cache inhibit atttribute. lampret 7966d 21h /or1k/tags/rel_26/or1200/rtl/verilog/
1038 Fixed a typo, reported by Taylor Su. lampret 7974d 04h /or1k/tags/rel_26/or1200/rtl/verilog/
1035 Added optional l.div/l.divu insns. By default they are disabled. lampret 7974d 18h /or1k/tags/rel_26/or1200/rtl/verilog/
1033 If SR[CY] implemented with OR1200_IMPL_ADDC enabled, l.add/l.addi also set SR[CY]. lampret 7975d 05h /or1k/tags/rel_26/or1200/rtl/verilog/
1032 Added optional SR[CY]. Added define to enable additional (compare) flag modifiers. Defines are OR1200_IMPL_ADDC and OR1200_ADDITIONAL_FLAG_MODIFIERS. lampret 7975d 18h /or1k/tags/rel_26/or1200/rtl/verilog/
1023 Now most of the configuration registers are updatded automatically based on defines in or1200_defines.v. lampret 7978d 23h /or1k/tags/rel_26/or1200/rtl/verilog/
1022 As per Taylor Su suggestion all case blocks are full case by default and optionally (OR1200_CASE_DEFAULT) can be disabled to increase clock frequncy. lampret 7979d 01h /or1k/tags/rel_26/or1200/rtl/verilog/
1011 Removed some commented RTL. Fixed SR/ESR flag bug. lampret 7985d 22h /or1k/tags/rel_26/or1200/rtl/verilog/
994 Store buffer has been tested and it works. BY default it is still disabled until uClinux confirms correct operation on FPGA board. lampret 7991d 22h /or1k/tags/rel_26/or1200/rtl/verilog/
993 Fixed IMMU bug. lampret 7991d 22h /or1k/tags/rel_26/or1200/rtl/verilog/
984 Disable SB until it is tested lampret 7995d 02h /or1k/tags/rel_26/or1200/rtl/verilog/
977 Added store buffer. lampret 7995d 04h /or1k/tags/rel_26/or1200/rtl/verilog/
962 Fixed Xilinx trace buffer address. REported by Taylor Su. lampret 7998d 18h /or1k/tags/rel_26/or1200/rtl/verilog/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.