OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_26/] [or1200/] [rtl/] [verilog/] - Rev 1214

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1214 Mbist nameing changed, Artisan ram instance signal names fixed, some synthesis waning fixed. simons 7516d 23h /or1k/tags/rel_26/or1200/rtl/verilog/
1213 This commit was manufactured by cvs2svn to create branch 'branch_qmem'. 7521d 11h /or1k/tags/rel_26/or1200/rtl/verilog/
1210 No functional change. lampret 7521d 11h /or1k/tags/rel_26/or1200/rtl/verilog/
1209 Fixed instantiation name. lampret 7521d 11h /or1k/tags/rel_26/or1200/rtl/verilog/
1207 Static exception prefix. lampret 7521d 11h /or1k/tags/rel_26/or1200/rtl/verilog/
1206 Static exception prefix. lampret 7521d 12h /or1k/tags/rel_26/or1200/rtl/verilog/
1175 Added three missing wire declarations. No functional changes. lampret 7668d 10h /or1k/tags/rel_26/or1200/rtl/verilog/
1172 Added embedded memory QMEM. lampret 7670d 20h /or1k/tags/rel_26/or1200/rtl/verilog/
1171 Added embedded memory QMEM. lampret 7670d 20h /or1k/tags/rel_26/or1200/rtl/verilog/
1163 This commit was manufactured by cvs2svn to create branch 'branch_qmem'. 7703d 08h /or1k/tags/rel_26/or1200/rtl/verilog/
1161 When OR1200_NO_IMMU and OR1200_NO_IC are not both defined or undefined at the same time, results in a IC bug. Fixed. lampret 7703d 08h /or1k/tags/rel_26/or1200/rtl/verilog/
1159 No functional changes. Added defines to disable implementation of multiplier/MAC lampret 7746d 11h /or1k/tags/rel_26/or1200/rtl/verilog/
1155 No functional change. Only added customization for exception vectors. lampret 7749d 13h /or1k/tags/rel_26/or1200/rtl/verilog/
1140 Fixed OR1200_CLKDIV_x_SUPPORTED defines. Fixed order of ifdefs. lampret 7762d 14h /or1k/tags/rel_26/or1200/rtl/verilog/
1139 Fixed OR1200_CLKDIV_x_SUPPORTED defines. Better description. lampret 7762d 14h /or1k/tags/rel_26/or1200/rtl/verilog/
1132 RFRAM defines comments updated. Altera LPM option added. lampret 7763d 10h /or1k/tags/rel_26/or1200/rtl/verilog/
1131 Added another pipe stage to match gmult. One day second pipe in amult and gmult might be removed to get better performance. lampret 7763d 10h /or1k/tags/rel_26/or1200/rtl/verilog/
1130 RFRAM type always need to be defined. lampret 7763d 10h /or1k/tags/rel_26/or1200/rtl/verilog/
1129 Added Altera LPM RAMs. Changed generic RAM output when OE inactive. lampret 7763d 10h /or1k/tags/rel_26/or1200/rtl/verilog/
1112 Updated sensitivity list for trace buffer [only relevant for Xilinx FPGAs] lampret 7838d 08h /or1k/tags/rel_26/or1200/rtl/verilog/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.