OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_27/] - Rev 1203

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1203 value stored in ITLB and DTLB match registers was wrong. fixed. phoenix 7584d 04h /or1k/tags/rel_27/
1202 at exception print insn number to ease debugging phoenix 7584d 04h /or1k/tags/rel_27/
1200 mbist signals updated according to newest convention markom 7609d 00h /or1k/tags/rel_27/
1199 Daniel Wiklund: Removed multiple entries of debug/Makefile in configure danwi 7613d 00h /or1k/tags/rel_27/
1198 make it compile on RH 8,9 phoenix 7638d 15h /or1k/tags/rel_27/
1197 disabled ram-init of ps2 (old) +
changed MAC type into DOS type, so that Xilinx ISE can work with it		 dries 7643d 20h /or1k/tags/rel_27/
1196 removed second debug/Makefile (credits: Daniel Wiklund - danwi@isy.liu.se) dries 7643d 21h /or1k/tags/rel_27/
1195 made the project file a little bit more universal dries 7643d 22h /or1k/tags/rel_27/
1194 correct all the syntax errors dries 7643d 23h /or1k/tags/rel_27/
1193 disabled SRAM_GENERIC and added comment +
corrected 'wb_err' into 'wb_err_o'		 dries 7643d 23h /or1k/tags/rel_27/
1192 disabled 'bench_defines.v' during synthesis +
added define to specify usage of flash instruction address		 dries 7644d 00h /or1k/tags/rel_27/
1191 disabled 'bench_defines.v' during synthesis +
added define to specify usage of flash instruction address		 dries 7644d 00h /or1k/tags/rel_27/
1188 Added support for rams with byte write access. simons 7659d 23h /or1k/tags/rel_27/
1186 Added support for rams with byte write access. simons 7660d 22h /or1k/tags/rel_27/
1184 Scan signals mess fixed. simons 7667d 15h /or1k/tags/rel_27/
1183 OpenRISC port of gdb-5.3 straightforwardly derived from gdb-5.0 sfurman 7672d 07h /or1k/tags/rel_27/
1181 Initial import of unmodified gdb-5.3 source on vendor branch sfurman 7672d 09h /or1k/tags/rel_27/
1179 BIST interface added for Artisan memory instances. simons 7675d 18h /or1k/tags/rel_27/
1178 avoid another immu exception that should not happen phoenix 7705d 06h /or1k/tags/rel_27/
1177 more informative output phoenix 7706d 12h /or1k/tags/rel_27/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.