OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_29/] [or1200/] [rtl/] [verilog/] - Rev 1268

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1268 Merged branch_qmem into main tree. lampret 7438d 10h /or1k/tags/rel_29/or1200/rtl/verilog/
1267 Merged branch_qmem into main tree. lampret 7438d 11h /or1k/tags/rel_29/or1200/rtl/verilog/
1228 Exception prefix configuration changed to match branch_qmem configuration. simons 7519d 10h /or1k/tags/rel_29/or1200/rtl/verilog/
1211 New wb_biu for iwb interface. lampret 7560d 19h /or1k/tags/rel_29/or1200/rtl/verilog/
1208 Added useless signal genpc_stop_refetch. lampret 7560d 19h /or1k/tags/rel_29/or1200/rtl/verilog/
1207 Static exception prefix. lampret 7560d 19h /or1k/tags/rel_29/or1200/rtl/verilog/
1200 mbist signals updated according to newest convention markom 7609d 11h /or1k/tags/rel_29/or1200/rtl/verilog/
1194 correct all the syntax errors dries 7644d 10h /or1k/tags/rel_29/or1200/rtl/verilog/
1188 Added support for rams with byte write access. simons 7660d 10h /or1k/tags/rel_29/or1200/rtl/verilog/
1186 Added support for rams with byte write access. simons 7661d 09h /or1k/tags/rel_29/or1200/rtl/verilog/
1184 Scan signals mess fixed. simons 7668d 02h /or1k/tags/rel_29/or1200/rtl/verilog/
1179 BIST interface added for Artisan memory instances. simons 7676d 06h /or1k/tags/rel_29/or1200/rtl/verilog/
1161 When OR1200_NO_IMMU and OR1200_NO_IC are not both defined or undefined at the same time, results in a IC bug. Fixed. lampret 7742d 16h /or1k/tags/rel_29/or1200/rtl/verilog/
1159 No functional changes. Added defines to disable implementation of multiplier/MAC lampret 7785d 19h /or1k/tags/rel_29/or1200/rtl/verilog/
1155 No functional change. Only added customization for exception vectors. lampret 7788d 21h /or1k/tags/rel_29/or1200/rtl/verilog/
1140 Fixed OR1200_CLKDIV_x_SUPPORTED defines. Fixed order of ifdefs. lampret 7801d 22h /or1k/tags/rel_29/or1200/rtl/verilog/
1139 Fixed OR1200_CLKDIV_x_SUPPORTED defines. Better description. lampret 7801d 22h /or1k/tags/rel_29/or1200/rtl/verilog/
1132 RFRAM defines comments updated. Altera LPM option added. lampret 7802d 18h /or1k/tags/rel_29/or1200/rtl/verilog/
1131 Added another pipe stage to match gmult. One day second pipe in amult and gmult might be removed to get better performance. lampret 7802d 18h /or1k/tags/rel_29/or1200/rtl/verilog/
1130 RFRAM type always need to be defined. lampret 7802d 18h /or1k/tags/rel_29/or1200/rtl/verilog/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.