OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_3/] - Rev 365

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
365 Added wb_cyc_o assignment after it was removed by accident. lampret 8306d 19h /or1k/tags/rel_3/
364 info spr bug fixed markom 8307d 18h /or1k/tags/rel_3/
363 program can be stepped and continued before running it, supporting low level debugging markom 8307d 18h /or1k/tags/rel_3/
362 some changes based on current modifications to or1k; cleaner register naming; ctrl-c causes stepi; write&read pc work on next instruction markom 8308d 00h /or1k/tags/rel_3/
361 set config command added; config struct has been divided into two structs - config and runtime; -f option allows multiple config scripts markom 8308d 00h /or1k/tags/rel_3/
360 Added OR1200_REGISTERED_INPUTS. lampret 8308d 11h /or1k/tags/rel_3/
359 Added optional sampling of inputs. lampret 8308d 11h /or1k/tags/rel_3/
358 Fixed virtual silicon single-port rams instantiation. lampret 8308d 11h /or1k/tags/rel_3/
357 Fixed dbg_is_o assignment width. lampret 8308d 11h /or1k/tags/rel_3/
356 Break point bug fixed simons 8308d 14h /or1k/tags/rel_3/
355 uart VAPI model improved; changes to MC and eth. markom 8308d 21h /or1k/tags/rel_3/
354 Fixed width of du_except. lampret 8309d 08h /or1k/tags/rel_3/
353 Cashes disabled. simons 8309d 18h /or1k/tags/rel_3/
352 OR1200_REGISTERED_OUTPUTS can now be enabled. lampret 8310d 21h /or1k/tags/rel_3/
351 Fixed some l.trap typos. lampret 8310d 23h /or1k/tags/rel_3/
350 For GDB changed single stepping and disabled trap exception. lampret 8311d 00h /or1k/tags/rel_3/
349 Some bugs regarding cache simulation fixed. simons 8312d 12h /or1k/tags/rel_3/
348 Added instructions on how to build configure. ivang 8313d 20h /or1k/tags/rel_3/
347 Added CRC32 calculation to Ethernet erez 8314d 18h /or1k/tags/rel_3/
346 Improved Ethernet simulation erez 8314d 19h /or1k/tags/rel_3/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.