OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_3/] [or1200/] [rtl/] - Rev 569

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
569 Default ASIC configuration does not sample WB inputs. lampret 8242d 01h /or1k/tags/rel_3/or1200/rtl/
562 Fixed mem2reg bug in FAST implementation. Updated debug unit to work with new genpc/if. lampret 8242d 05h /or1k/tags/rel_3/or1200/rtl/
536 Fixed typo. OR1200_REGISTERED_OUTPUTS was not defined. Should be. lampret 8248d 10h /or1k/tags/rel_3/or1200/rtl/
512 Uncommented OR1200_REGISTERED_OUTPUTS for FPGA target. lampret 8252d 14h /or1k/tags/rel_3/or1200/rtl/
504 New prefixes for RTL files, prefixed module names. Updated cache controllers and MMUs. lampret 8253d 03h /or1k/tags/rel_3/or1200/rtl/
402 Added OR1200_GENERIC_MULTP2_32X32 and OR1200_ASIC_MULTP2_32X32 lampret 8283d 06h /or1k/tags/rel_3/or1200/rtl/
401 *** empty log message *** simons 8286d 16h /or1k/tags/rel_3/or1200/rtl/
400 force_dslot_fetch does not work - allways zero. simons 8286d 16h /or1k/tags/rel_3/or1200/rtl/
399 Trap insn couses break after exits ex_insn. simons 8286d 16h /or1k/tags/rel_3/or1200/rtl/
391 Fixed except_stop width and fixed EX PC for 1400444f no-ops. lampret 8289d 12h /or1k/tags/rel_3/or1200/rtl/
390 Changed instantiation name of VS RAMs. lampret 8289d 14h /or1k/tags/rel_3/or1200/rtl/
387 Now FPGA and ASIC target are separate. lampret 8289d 15h /or1k/tags/rel_3/or1200/rtl/
386 Fixed VS RAM instantiation - again. lampret 8289d 15h /or1k/tags/rel_3/or1200/rtl/
370 Program counter divided to PPC and NPC. simons 8293d 13h /or1k/tags/rel_3/or1200/rtl/
367 Changed DSR/DRR behavior and exception detection. lampret 8294d 02h /or1k/tags/rel_3/or1200/rtl/
365 Added wb_cyc_o assignment after it was removed by accident. lampret 8294d 21h /or1k/tags/rel_3/or1200/rtl/
360 Added OR1200_REGISTERED_INPUTS. lampret 8296d 14h /or1k/tags/rel_3/or1200/rtl/
359 Added optional sampling of inputs. lampret 8296d 14h /or1k/tags/rel_3/or1200/rtl/
358 Fixed virtual silicon single-port rams instantiation. lampret 8296d 14h /or1k/tags/rel_3/or1200/rtl/
357 Fixed dbg_is_o assignment width. lampret 8296d 14h /or1k/tags/rel_3/or1200/rtl/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.