OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_3/] [or1200/] [rtl/] [verilog/] - Rev 1765

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5607d 08h /or1k/tags/rel_3/or1200/rtl/verilog/
995 This commit was manufactured by cvs2svn to create tag 'rel_3'. 8000d 04h /or1k/tags/rel_3/or1200/rtl/verilog/
994 Store buffer has been tested and it works. BY default it is still disabled until uClinux confirms correct operation on FPGA board. lampret 8000d 04h /or1k/tags/rel_3/or1200/rtl/verilog/
993 Fixed IMMU bug. lampret 8000d 04h /or1k/tags/rel_3/or1200/rtl/verilog/
984 Disable SB until it is tested lampret 8003d 08h /or1k/tags/rel_3/or1200/rtl/verilog/
977 Added store buffer. lampret 8003d 10h /or1k/tags/rel_3/or1200/rtl/verilog/
962 Fixed Xilinx trace buffer address. REported by Taylor Su. lampret 8007d 00h /or1k/tags/rel_3/or1200/rtl/verilog/
958 Disabled ITLB translation when 1) doing access to ITLB SPRs or 2) crossing page. This modification was tested only with parts of IMMU test - remaining test cases needs to be run. lampret 8008d 00h /or1k/tags/rel_3/or1200/rtl/verilog/
944 Added OR1200_WB_RETRY. Moved WB registered outsputs / samples inputs into lower section. lampret 8010d 01h /or1k/tags/rel_3/or1200/rtl/verilog/
943 Added optional retry counter for wb_rty_i. Added graceful termination for aborted transfers. lampret 8010d 01h /or1k/tags/rel_3/or1200/rtl/verilog/
942 Delayed external access at page crossing. lampret 8010d 01h /or1k/tags/rel_3/or1200/rtl/verilog/
916 MAC now follows software convention (signed multiply instead of unsigned). lampret 8022d 04h /or1k/tags/rel_3/or1200/rtl/verilog/
895 Added simple trace buffer [only for Xilinx Virtex target]. Fixed instruction fetch abort when new exception is recognized. lampret 8038d 08h /or1k/tags/rel_3/or1200/rtl/verilog/
871 Generic flip-flop based memory macro for register file. lampret 8074d 14h /or1k/tags/rel_3/or1200/rtl/verilog/
870 Added defines for enabling generic FF based memory macro for register file. lampret 8074d 14h /or1k/tags/rel_3/or1200/rtl/verilog/
869 Added generic flip-flop based memory macro instantiation. lampret 8074d 14h /or1k/tags/rel_3/or1200/rtl/verilog/
795 Added a directive to ignore signed division variables that are only used in simulation. lampret 8145d 14h /or1k/tags/rel_3/or1200/rtl/verilog/
794 Added again just recently removed full_case directive lampret 8145d 14h /or1k/tags/rel_3/or1200/rtl/verilog/
791 Fixed some ports in instnatiations that were removed from the modules lampret 8145d 14h /or1k/tags/rel_3/or1200/rtl/verilog/
790 Changed comment about synopsys to _synopsys_ because synthesis was complaining about unknown directives lampret 8145d 14h /or1k/tags/rel_3/or1200/rtl/verilog/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.