OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_3/] [or1200/] [rtl/] [verilog/] - Rev 205

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
205 Adding debug capabilities. Half done. lampret 8317d 13h /or1k/tags/rel_3/or1200/rtl/verilog/
203 Updated from xess branch. lampret 8321d 18h /or1k/tags/rel_3/or1200/rtl/verilog/
176 IC enable/disable. lampret 8354d 10h /or1k/tags/rel_3/or1200/rtl/verilog/
172 Removing obsolete files. lampret 8358d 14h /or1k/tags/rel_3/or1200/rtl/verilog/
170 Added cfg regs. Moved all defines into one defines.v file. More cleanup. lampret 8358d 14h /or1k/tags/rel_3/or1200/rtl/verilog/
168 Major clean-up. lampret 8362d 04h /or1k/tags/rel_3/or1200/rtl/verilog/
166 Fixed RAM's oen bug. Cache bypass under development. lampret 8380d 14h /or1k/tags/rel_3/or1200/rtl/verilog/
163 Forgot files.f file. lampret 8382d 17h /or1k/tags/rel_3/or1200/rtl/verilog/
161 Development version of RTL. Libraries are missing. lampret 8382d 17h /or1k/tags/rel_3/or1200/rtl/verilog/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.