OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_3/] [or1200/] [rtl/] [verilog/] - Rev 504

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
504 New prefixes for RTL files, prefixed module names. Updated cache controllers and MMUs. lampret 8215d 01h /or1k/tags/rel_3/or1200/rtl/verilog/
402 Added OR1200_GENERIC_MULTP2_32X32 and OR1200_ASIC_MULTP2_32X32 lampret 8245d 05h /or1k/tags/rel_3/or1200/rtl/verilog/
401 *** empty log message *** simons 8248d 15h /or1k/tags/rel_3/or1200/rtl/verilog/
400 force_dslot_fetch does not work - allways zero. simons 8248d 15h /or1k/tags/rel_3/or1200/rtl/verilog/
399 Trap insn couses break after exits ex_insn. simons 8248d 15h /or1k/tags/rel_3/or1200/rtl/verilog/
391 Fixed except_stop width and fixed EX PC for 1400444f no-ops. lampret 8251d 10h /or1k/tags/rel_3/or1200/rtl/verilog/
390 Changed instantiation name of VS RAMs. lampret 8251d 12h /or1k/tags/rel_3/or1200/rtl/verilog/
387 Now FPGA and ASIC target are separate. lampret 8251d 14h /or1k/tags/rel_3/or1200/rtl/verilog/
386 Fixed VS RAM instantiation - again. lampret 8251d 14h /or1k/tags/rel_3/or1200/rtl/verilog/
370 Program counter divided to PPC and NPC. simons 8255d 12h /or1k/tags/rel_3/or1200/rtl/verilog/
367 Changed DSR/DRR behavior and exception detection. lampret 8256d 01h /or1k/tags/rel_3/or1200/rtl/verilog/
365 Added wb_cyc_o assignment after it was removed by accident. lampret 8256d 20h /or1k/tags/rel_3/or1200/rtl/verilog/
360 Added OR1200_REGISTERED_INPUTS. lampret 8258d 12h /or1k/tags/rel_3/or1200/rtl/verilog/
359 Added optional sampling of inputs. lampret 8258d 12h /or1k/tags/rel_3/or1200/rtl/verilog/
358 Fixed virtual silicon single-port rams instantiation. lampret 8258d 12h /or1k/tags/rel_3/or1200/rtl/verilog/
357 Fixed dbg_is_o assignment width. lampret 8258d 12h /or1k/tags/rel_3/or1200/rtl/verilog/
356 Break point bug fixed simons 8258d 15h /or1k/tags/rel_3/or1200/rtl/verilog/
354 Fixed width of du_except. lampret 8259d 09h /or1k/tags/rel_3/or1200/rtl/verilog/
353 Cashes disabled. simons 8259d 19h /or1k/tags/rel_3/or1200/rtl/verilog/
352 OR1200_REGISTERED_OUTPUTS can now be enabled. lampret 8260d 22h /or1k/tags/rel_3/or1200/rtl/verilog/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.