OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_4/] - Rev 980

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
980 Removed sim.tcl that shouldn't be here. lampret 7982d 14h /or1k/tags/rel_4/
979 Removed old test case binaries. lampret 7982d 14h /or1k/tags/rel_4/
978 Added variable delay for SRAM. lampret 7982d 14h /or1k/tags/rel_4/
977 Added store buffer. lampret 7982d 14h /or1k/tags/rel_4/
976 Added store buffer lampret 7982d 14h /or1k/tags/rel_4/
975 First checkin lampret 7982d 14h /or1k/tags/rel_4/
974 Enabled what works on or1ksim and disabled other tests. lampret 7982d 16h /or1k/tags/rel_4/
973 generated cuc top scheduler builds without syntax errors; not tested yet markom 7984d 20h /or1k/tags/rel_4/
972 Interrupt suorces fixed. simons 7984d 21h /or1k/tags/rel_4/
971 Now even keyboard test passes. simons 7985d 00h /or1k/tags/rel_4/
970 Testbench is now running on ORP architecture platform. simons 7985d 12h /or1k/tags/rel_4/
969 Checking in except directory. lampret 7986d 04h /or1k/tags/rel_4/
968 Checking in utils directory. lampret 7986d 04h /or1k/tags/rel_4/
967 Checking in mul directory. lampret 7986d 04h /or1k/tags/rel_4/
966 Checking in cbasic directory. lampret 7986d 04h /or1k/tags/rel_4/
965 Checking in basic directory. lampret 7986d 04h /or1k/tags/rel_4/
964 Checking in support directory. lampret 7986d 04h /or1k/tags/rel_4/
962 Fixed Xilinx trace buffer address. REported by Taylor Su. lampret 7986d 04h /or1k/tags/rel_4/
961 uart16550 RTL files renamed/added/removed. lampret 7986d 04h /or1k/tags/rel_4/
960 Directory cleanup. lampret 7986d 04h /or1k/tags/rel_4/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.