OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_5/] - Rev 709

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
709 eval_operands is now being generated markom 8211d 20h /or1k/tags/rel_5/
708 Sash can be now built with or32-uclibc tool chain. simons 8212d 06h /or1k/tags/rel_5/
707 _start label is now the entry point. simons 8212d 06h /or1k/tags/rel_5/
706 insn_decode execution part replaced by generated function decode_execute; use --enable-simple to use runtime decoding markom 8212d 13h /or1k/tags/rel_5/
705 Updated changed registers. ivang 8213d 13h /or1k/tags/rel_5/
704 exe_logs now print also l.nop 3 printfs markom 8213d 15h /or1k/tags/rel_5/
703 small optimizations to dissasemble markom 8213d 17h /or1k/tags/rel_5/
702 Initial coding of ethernet simulator model finished. ivang 8213d 18h /or1k/tags/rel_5/
701 Memory allocation for sections changed. simons 8214d 18h /or1k/tags/rel_5/
700 vfork reapaired again. simons 8215d 04h /or1k/tags/rel_5/
699 Simprintf bug fixed again. simons 8218d 06h /or1k/tags/rel_5/
698 Simprintf bug fixed again. simons 8218d 06h /or1k/tags/rel_5/
697 Simprintf bug fixed again. simons 8218d 06h /or1k/tags/rel_5/
696 Development version of ethernet.c ivang 8220d 13h /or1k/tags/rel_5/
695 Modifications and additions for finished ethernet core. ivang 8220d 13h /or1k/tags/rel_5/
694 immediate stats added markom 8220d 17h /or1k/tags/rel_5/
693 exception info is outputted only in verbose mode markom 8220d 19h /or1k/tags/rel_5/
692 stats data is now initialized; should fix some problems with caches, etc markom 8220d 19h /or1k/tags/rel_5/
691 some more file sanity checking markom 8220d 19h /or1k/tags/rel_5/
690 update markom 8220d 19h /or1k/tags/rel_5/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.