OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_7/] - Rev 1001

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1001 fixed load/store state machine verilog generation errors markom 7994d 05h /or1k/tags/rel_7/
1000 IC/DC cache enable routines fixed. simons 7994d 06h /or1k/tags/rel_7/
999 Now every ramdisk image should have init program. simons 7994d 07h /or1k/tags/rel_7/
998 added missing fout initialization markom 7994d 08h /or1k/tags/rel_7/
997 PRINTF should be used instead of printf; command redirection repaired markom 7994d 09h /or1k/tags/rel_7/
996 some minor bugs fixed markom 7995d 08h /or1k/tags/rel_7/
994 Store buffer has been tested and it works. BY default it is still disabled until uClinux confirms correct operation on FPGA board. lampret 7995d 16h /or1k/tags/rel_7/
993 Fixed IMMU bug. lampret 7995d 16h /or1k/tags/rel_7/
992 A bug when cache enabled and bus error comes fixed. simons 7996d 01h /or1k/tags/rel_7/
991 Different memory controller. simons 7996d 01h /or1k/tags/rel_7/
990 Test is now complete. simons 7996d 01h /or1k/tags/rel_7/
989 c++ is making problems so, for now, it is excluded. simons 7997d 09h /or1k/tags/rel_7/
988 ORP architecture supported. simons 7998d 00h /or1k/tags/rel_7/
987 ORP architecture supported. simons 7998d 08h /or1k/tags/rel_7/
986 outputs out of function are not registered anymore markom 7998d 08h /or1k/tags/rel_7/
985 DTLB translation doesn't work on or1ksim when IC/DC enabled. lampret 7998d 20h /or1k/tags/rel_7/
984 Disable SB until it is tested lampret 7998d 20h /or1k/tags/rel_7/
983 First checkin lampret 7998d 22h /or1k/tags/rel_7/
982 Moved to sim/bin lampret 7998d 22h /or1k/tags/rel_7/
981 First checkin. lampret 7998d 22h /or1k/tags/rel_7/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.