OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_7/] - Rev 1004

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1004 Now every ramdisk image should have init program. simons 8029d 01h /or1k/tags/rel_7/
1003 cuc temporary files are deleted upon exiting markom 8029d 01h /or1k/tags/rel_7/
1002 Now every ramdisk image should have init program. simons 8029d 01h /or1k/tags/rel_7/
1001 fixed load/store state machine verilog generation errors markom 8029d 01h /or1k/tags/rel_7/
1000 IC/DC cache enable routines fixed. simons 8029d 02h /or1k/tags/rel_7/
999 Now every ramdisk image should have init program. simons 8029d 03h /or1k/tags/rel_7/
998 added missing fout initialization markom 8029d 05h /or1k/tags/rel_7/
997 PRINTF should be used instead of printf; command redirection repaired markom 8029d 06h /or1k/tags/rel_7/
996 some minor bugs fixed markom 8030d 04h /or1k/tags/rel_7/
994 Store buffer has been tested and it works. BY default it is still disabled until uClinux confirms correct operation on FPGA board. lampret 8030d 12h /or1k/tags/rel_7/
993 Fixed IMMU bug. lampret 8030d 12h /or1k/tags/rel_7/
992 A bug when cache enabled and bus error comes fixed. simons 8030d 21h /or1k/tags/rel_7/
991 Different memory controller. simons 8030d 21h /or1k/tags/rel_7/
990 Test is now complete. simons 8030d 21h /or1k/tags/rel_7/
989 c++ is making problems so, for now, it is excluded. simons 8032d 05h /or1k/tags/rel_7/
988 ORP architecture supported. simons 8032d 21h /or1k/tags/rel_7/
987 ORP architecture supported. simons 8033d 04h /or1k/tags/rel_7/
986 outputs out of function are not registered anymore markom 8033d 04h /or1k/tags/rel_7/
985 DTLB translation doesn't work on or1ksim when IC/DC enabled. lampret 8033d 16h /or1k/tags/rel_7/
984 Disable SB until it is tested lampret 8033d 16h /or1k/tags/rel_7/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.