OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_8/] [or1200/] - Rev 1083

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1083 SB mem width fixed. simons 7884d 18h /or1k/tags/rel_8/or1200/
1079 RAMs wrong connected to the BIST scan chain. mohor 7893d 15h /or1k/tags/rel_8/or1200/
1078 Previous check-in was done by mistake. mohor 7893d 17h /or1k/tags/rel_8/or1200/
1077 Signal scanb_sen renamed to scanb_en. mohor 7893d 17h /or1k/tags/rel_8/or1200/
1069 Signal scanb_eni renamed to scanb_en mohor 7897d 10h /or1k/tags/rel_8/or1200/
1063 Added BIST scan. Special VS RAMs need to be used to implement BIST. lampret 7904d 12h /or1k/tags/rel_8/or1200/
1055 Removed obsolete comment. lampret 7936d 05h /or1k/tags/rel_8/or1200/
1054 Fixed a combinational loop. lampret 7936d 05h /or1k/tags/rel_8/or1200/
1053 Disabled cache inhibit atttribute. lampret 7936d 05h /or1k/tags/rel_8/or1200/
1040 Updated the script. lampret 7943d 11h /or1k/tags/rel_8/or1200/
1039 Added linter directory. lampret 7943d 11h /or1k/tags/rel_8/or1200/
1038 Fixed a typo, reported by Taylor Su. lampret 7943d 12h /or1k/tags/rel_8/or1200/
1037 First import of the new synopsys DC scripts. lampret 7943d 13h /or1k/tags/rel_8/or1200/
1036 Removed old synthesis scripts. lampret 7943d 13h /or1k/tags/rel_8/or1200/
1035 Added optional l.div/l.divu insns. By default they are disabled. lampret 7944d 02h /or1k/tags/rel_8/or1200/
1033 If SR[CY] implemented with OR1200_IMPL_ADDC enabled, l.add/l.addi also set SR[CY]. lampret 7944d 13h /or1k/tags/rel_8/or1200/
1032 Added optional SR[CY]. Added define to enable additional (compare) flag modifiers. Defines are OR1200_IMPL_ADDC and OR1200_ADDITIONAL_FLAG_MODIFIERS. lampret 7945d 02h /or1k/tags/rel_8/or1200/
1023 Now most of the configuration registers are updatded automatically based on defines in or1200_defines.v. lampret 7948d 07h /or1k/tags/rel_8/or1200/
1022 As per Taylor Su suggestion all case blocks are full case by default and optionally (OR1200_CASE_DEFAULT) can be disabled to increase clock frequncy. lampret 7948d 09h /or1k/tags/rel_8/or1200/
1011 Removed some commented RTL. Fixed SR/ESR flag bug. lampret 7955d 06h /or1k/tags/rel_8/or1200/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.