URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_8/] [or1200/] [rtl/] - Rev 916

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
916	MAC now follows software convention (signed multiply instead of unsigned).	lampret	8022d 02h	/or1k/tags/rel_8/or1200/rtl/
895	Added simple trace buffer [only for Xilinx Virtex target]. Fixed instruction fetch abort when new exception is recognized.	lampret	8038d 06h	/or1k/tags/rel_8/or1200/rtl/
871	Generic flip-flop based memory macro for register file.	lampret	8074d 12h	/or1k/tags/rel_8/or1200/rtl/
870	Added defines for enabling generic FF based memory macro for register file.	lampret	8074d 12h	/or1k/tags/rel_8/or1200/rtl/
869	Added generic flip-flop based memory macro instantiation.	lampret	8074d 12h	/or1k/tags/rel_8/or1200/rtl/
795	Added a directive to ignore signed division variables that are only used in simulation.	lampret	8145d 12h	/or1k/tags/rel_8/or1200/rtl/
794	Added again just recently removed full_case directive	lampret	8145d 12h	/or1k/tags/rel_8/or1200/rtl/
791	Fixed some ports in instnatiations that were removed from the modules	lampret	8145d 12h	/or1k/tags/rel_8/or1200/rtl/
790	Changed comment about synopsys to _synopsys_ because synthesis was complaining about unknown directives	lampret	8145d 12h	/or1k/tags/rel_8/or1200/rtl/
788	Some of the warnings fixed.	lampret	8145d 13h	/or1k/tags/rel_8/or1200/rtl/
778	Added second type of Virtual Silicon two-port SRAM (for register file). Changed defines for VS STP RAMs.	lampret	8146d 09h	/or1k/tags/rel_8/or1200/rtl/
777	Changed define name from OR1200_MEM2REG_FAST to OR1200_IMPL_MEM2REG2	lampret	8146d 09h	/or1k/tags/rel_8/or1200/rtl/
776	Updated defines.	lampret	8146d 09h	/or1k/tags/rel_8/or1200/rtl/
775	Optimized cache controller FSM.	lampret	8146d 09h	/or1k/tags/rel_8/or1200/rtl/
774	Removed old files.	lampret	8146d 10h	/or1k/tags/rel_8/or1200/rtl/
737	Added alternative for critical path in DU.	lampret	8161d 04h	/or1k/tags/rel_8/or1200/rtl/
736	Changed generation of SPR address. Now it is ORed from base and offset instead of a sum.	lampret	8164d 03h	/or1k/tags/rel_8/or1200/rtl/
735	Fixed async loop. Changed multiplier type for ASIC.	lampret	8164d 03h	/or1k/tags/rel_8/or1200/rtl/
668	Lapsus fixed.	simons	8188d 13h	/or1k/tags/rel_8/or1200/rtl/
663	No longer using async rst as sync reset for the counter.	lampret	8191d 03h	/or1k/tags/rel_8/or1200/rtl/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_8/] [or1200/] [rtl/] - Rev 916

Filtering Options