OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_9/] - Rev 194

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
194 Fixed a bug for little endian architectures. Could cause a hang of
gdb under some circumstances.		 chris 8377d 09h /or1k/tags/rel_9/
193 Declared RISCOP.RESET to be volatile so that -O2 optimization would
not optimize away the correct behavior by trying to be too clever.		 chris 8377d 09h /or1k/tags/rel_9/
192 Removed GlobalMode reference causing problems for --disable-debugmod
option.		 chris 8377d 18h /or1k/tags/rel_9/
191 Added UART jitter var to sim config chris 8378d 14h /or1k/tags/rel_9/
190 Added jitter initialization chris 8378d 14h /or1k/tags/rel_9/
189 fixed mode handling for tick facility chris 8378d 15h /or1k/tags/rel_9/
188 fixed PIC interrupt controller chris 8378d 15h /or1k/tags/rel_9/
187 minor change to clear pending exception chris 8378d 15h /or1k/tags/rel_9/
186 major change to UART structure chris 8378d 15h /or1k/tags/rel_9/
185 major change to UART code chris 8378d 15h /or1k/tags/rel_9/
184 modified decode for trace debugging chris 8378d 15h /or1k/tags/rel_9/
183 changed special case for PICSR chris 8378d 15h /or1k/tags/rel_9/
182 updated exception handling procedures chris 8378d 15h /or1k/tags/rel_9/
181 Added trace/stall commands chris 8378d 15h /or1k/tags/rel_9/
180 Updated debug. lampret 8378d 20h /or1k/tags/rel_9/
179 Sim run script lampret 8398d 13h /or1k/tags/rel_9/
178 Some test code lampret 8398d 13h /or1k/tags/rel_9/
177 Improved wb_sram model lampret 8398d 13h /or1k/tags/rel_9/
176 IC enable/disable. lampret 8398d 13h /or1k/tags/rel_9/
175 Added new configure option --enable-impl=[default,mp3,bender],
which defines IMPL_impl.
It selects implementation specific environment. One should
#ifdef the code that is different than default.		 markom 8399d 08h /or1k/tags/rel_9/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.