OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable/] - Rev 352

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
352 OR1200_REGISTERED_OUTPUTS can now be enabled. lampret 8297d 18h /or1k/tags/stable/
351 Fixed some l.trap typos. lampret 8297d 19h /or1k/tags/stable/
350 For GDB changed single stepping and disabled trap exception. lampret 8297d 21h /or1k/tags/stable/
349 Some bugs regarding cache simulation fixed. simons 8299d 09h /or1k/tags/stable/
348 Added instructions on how to build configure. ivang 8300d 17h /or1k/tags/stable/
347 Added CRC32 calculation to Ethernet erez 8301d 14h /or1k/tags/stable/
346 Improved Ethernet simulation erez 8301d 15h /or1k/tags/stable/
345 Added check for net/ethernet.h (needed by ethernet simulator) erez 8301d 16h /or1k/tags/stable/
344 added acv test for uart; sim debug now has verbose levels; lot of bugs fixed in uart model markom 8301d 18h /or1k/tags/stable/
343 Small touches to test programs erez 8301d 20h /or1k/tags/stable/
342 added exception vectors to support and modified section names markom 8302d 17h /or1k/tags/stable/
341 added VAPI for uart; uart 16550 support, some bugs fixed markom 8302d 18h /or1k/tags/stable/
340 Added hpint vector lampret 8302d 19h /or1k/tags/stable/
339 Added setpc test lampret 8302d 19h /or1k/tags/stable/
338 Added 'setpc'. Renamed some signals (except_flushpipe into flushpipe etc) lampret 8302d 19h /or1k/tags/stable/
337 Fixed tick timer interrupt reporting by using TTCR[IP] bit. lampret 8302d 19h /or1k/tags/stable/
336 VAPI works markom 8303d 14h /or1k/tags/stable/
335 some small bugs fixed markom 8303d 15h /or1k/tags/stable/
334 removed vapi client file markom 8303d 18h /or1k/tags/stable/
333 small bug fixed markom 8303d 21h /or1k/tags/stable/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.