OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable/] [or1200/] [rtl/] - Rev 1765

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5569d 23h /or1k/tags/stable/or1200/rtl/
392 This commit was manufactured by cvs2svn to create tag 'stable'. 8229d 23h /or1k/tags/stable/or1200/rtl/
391 Fixed except_stop width and fixed EX PC for 1400444f no-ops. lampret 8229d 23h /or1k/tags/stable/or1200/rtl/
390 Changed instantiation name of VS RAMs. lampret 8230d 01h /or1k/tags/stable/or1200/rtl/
387 Now FPGA and ASIC target are separate. lampret 8230d 02h /or1k/tags/stable/or1200/rtl/
386 Fixed VS RAM instantiation - again. lampret 8230d 02h /or1k/tags/stable/or1200/rtl/
370 Program counter divided to PPC and NPC. simons 8234d 00h /or1k/tags/stable/or1200/rtl/
367 Changed DSR/DRR behavior and exception detection. lampret 8234d 13h /or1k/tags/stable/or1200/rtl/
365 Added wb_cyc_o assignment after it was removed by accident. lampret 8235d 08h /or1k/tags/stable/or1200/rtl/
360 Added OR1200_REGISTERED_INPUTS. lampret 8237d 01h /or1k/tags/stable/or1200/rtl/
359 Added optional sampling of inputs. lampret 8237d 01h /or1k/tags/stable/or1200/rtl/
358 Fixed virtual silicon single-port rams instantiation. lampret 8237d 01h /or1k/tags/stable/or1200/rtl/
357 Fixed dbg_is_o assignment width. lampret 8237d 01h /or1k/tags/stable/or1200/rtl/
356 Break point bug fixed simons 8237d 03h /or1k/tags/stable/or1200/rtl/
354 Fixed width of du_except. lampret 8237d 21h /or1k/tags/stable/or1200/rtl/
353 Cashes disabled. simons 8238d 08h /or1k/tags/stable/or1200/rtl/
352 OR1200_REGISTERED_OUTPUTS can now be enabled. lampret 8239d 11h /or1k/tags/stable/or1200/rtl/
351 Fixed some l.trap typos. lampret 8239d 12h /or1k/tags/stable/or1200/rtl/
350 For GDB changed single stepping and disabled trap exception. lampret 8239d 14h /or1k/tags/stable/or1200/rtl/
338 Added 'setpc'. Renamed some signals (except_flushpipe into flushpipe etc) lampret 8244d 12h /or1k/tags/stable/or1200/rtl/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.