OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_1_0/] - Rev 1337

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1337 du_hwbkpt disabled when debug unit not implemented andreje 7097d 00h /or1k/tags/stable_0_1_0/
1336 sign/zero extension for l.sfxxi instructions corrected andreje 7097d 00h /or1k/tags/stable_0_1_0/
1335 flag for l.cmov instruction added andreje 7097d 00h /or1k/tags/stable_0_1_0/
1334 l.ff1 and l.cmov instructions added andreje 7097d 00h /or1k/tags/stable_0_1_0/
1333 gcc 3.4 compile fix phoenix 7107d 19h /or1k/tags/stable_0_1_0/
1332 gcc 3.4.3 compile fix phoenix 7111d 12h /or1k/tags/stable_0_1_0/
1331 jtag bugfix phoenix 7116d 12h /or1k/tags/stable_0_1_0/
1330 jtag bugfix phoenix 7116d 12h /or1k/tags/stable_0_1_0/
1329 Synplify synthesis script first import jcastillo 7120d 23h /or1k/tags/stable_0_1_0/
1327 Firt import of OR1200 over Celoxica RC203 platform jcastillo 7121d 16h /or1k/tags/stable_0_1_0/
1325 Initial import of uClibc-0.9.26 phoenix 7152d 10h /or1k/tags/stable_0_1_0/
1324 memory access functions fixes phoenix 7174d 11h /or1k/tags/stable_0_1_0/
1323 Adrian Wise: or1ksim bugfix & Solaris build phoenix 7175d 17h /or1k/tags/stable_0_1_0/
1322 Christian Krauses bugfixes phoenix 7176d 19h /or1k/tags/stable_0_1_0/
1321 some tests rely on exit(0) as a last std output text to pass phoenix 7178d 10h /or1k/tags/stable_0_1_0/
1320 cpu/sim memory accesses separation, tick, exception, nr. of operands, cycles count,... corrections. phoenix 7180d 10h /or1k/tags/stable_0_1_0/
1319 cpu/sim memory accesses separation, tick, exception, nr. of operands, cycles count,... corrections. phoenix 7180d 11h /or1k/tags/stable_0_1_0/
1318 oh well, what a mistake phoenix 7196d 11h /or1k/tags/stable_0_1_0/
1317 CLEAR_GPR change phoenix 7196d 12h /or1k/tags/stable_0_1_0/
1316 added a warning phoenix 7198d 08h /or1k/tags/stable_0_1_0/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.