OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_1_0/] - Rev 1341

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1341 Mark wich operand is the destination operand in the architechture definition nogj 7102d 03h /or1k/tags/stable_0_1_0/
1339 revert to the old l.sfxxi behavior phoenix 7116d 05h /or1k/tags/stable_0_1_0/
1338 l.ff1 instruction added andreje 7118d 01h /or1k/tags/stable_0_1_0/
1337 du_hwbkpt disabled when debug unit not implemented andreje 7122d 07h /or1k/tags/stable_0_1_0/
1336 sign/zero extension for l.sfxxi instructions corrected andreje 7122d 07h /or1k/tags/stable_0_1_0/
1335 flag for l.cmov instruction added andreje 7122d 07h /or1k/tags/stable_0_1_0/
1334 l.ff1 and l.cmov instructions added andreje 7122d 07h /or1k/tags/stable_0_1_0/
1333 gcc 3.4 compile fix phoenix 7133d 02h /or1k/tags/stable_0_1_0/
1332 gcc 3.4.3 compile fix phoenix 7136d 19h /or1k/tags/stable_0_1_0/
1331 jtag bugfix phoenix 7141d 19h /or1k/tags/stable_0_1_0/
1330 jtag bugfix phoenix 7141d 19h /or1k/tags/stable_0_1_0/
1329 Synplify synthesis script first import jcastillo 7146d 05h /or1k/tags/stable_0_1_0/
1327 Firt import of OR1200 over Celoxica RC203 platform jcastillo 7146d 23h /or1k/tags/stable_0_1_0/
1325 Initial import of uClibc-0.9.26 phoenix 7177d 17h /or1k/tags/stable_0_1_0/
1324 memory access functions fixes phoenix 7199d 18h /or1k/tags/stable_0_1_0/
1323 Adrian Wise: or1ksim bugfix & Solaris build phoenix 7201d 00h /or1k/tags/stable_0_1_0/
1322 Christian Krauses bugfixes phoenix 7202d 02h /or1k/tags/stable_0_1_0/
1321 some tests rely on exit(0) as a last std output text to pass phoenix 7203d 17h /or1k/tags/stable_0_1_0/
1320 cpu/sim memory accesses separation, tick, exception, nr. of operands, cycles count,... corrections. phoenix 7205d 17h /or1k/tags/stable_0_1_0/
1319 cpu/sim memory accesses separation, tick, exception, nr. of operands, cycles count,... corrections. phoenix 7205d 17h /or1k/tags/stable_0_1_0/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.