OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_1_0/] - Rev 343

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
343 Small touches to test programs erez 8262d 06h /or1k/tags/stable_0_1_0/
342 added exception vectors to support and modified section names markom 8263d 03h /or1k/tags/stable_0_1_0/
341 added VAPI for uart; uart 16550 support, some bugs fixed markom 8263d 05h /or1k/tags/stable_0_1_0/
340 Added hpint vector lampret 8263d 05h /or1k/tags/stable_0_1_0/
339 Added setpc test lampret 8263d 05h /or1k/tags/stable_0_1_0/
338 Added 'setpc'. Renamed some signals (except_flushpipe into flushpipe etc) lampret 8263d 05h /or1k/tags/stable_0_1_0/
337 Fixed tick timer interrupt reporting by using TTCR[IP] bit. lampret 8263d 05h /or1k/tags/stable_0_1_0/
336 VAPI works markom 8264d 01h /or1k/tags/stable_0_1_0/
335 some small bugs fixed markom 8264d 02h /or1k/tags/stable_0_1_0/
334 removed vapi client file markom 8264d 05h /or1k/tags/stable_0_1_0/
333 small bug fixed markom 8264d 08h /or1k/tags/stable_0_1_0/
332 removed fixed irq numbering from pic.h; tick timer section added markom 8264d 08h /or1k/tags/stable_0_1_0/
331 dependecy is required by history analisis markom 8264d 08h /or1k/tags/stable_0_1_0/
330 Cache test lampret 8264d 12h /or1k/tags/stable_0_1_0/
329 Now using macros from spr_defs.h lampret 8264d 12h /or1k/tags/stable_0_1_0/
328 Moved flag bit into SR. Changed RF enable from constant enable to dynamic enable for read ports. lampret 8264d 14h /or1k/tags/stable_0_1_0/
327 simulate_dc_mmu_load() was calling insn cache/mmu routines instead of data cache/mmu. Fixed. lampret 8264d 14h /or1k/tags/stable_0_1_0/
326 More realistic default cache type. lampret 8264d 14h /or1k/tags/stable_0_1_0/
325 minor ethernet testbench modifications erez 8265d 17h /or1k/tags/stable_0_1_0/
324 added initial ethernet RX simulation (very simple for now) erez 8265d 17h /or1k/tags/stable_0_1_0/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.