OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_1_0/] - Rev 354

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
354 Fixed width of du_except. lampret 8256d 16h /or1k/tags/stable_0_1_0/
353 Cashes disabled. simons 8257d 03h /or1k/tags/stable_0_1_0/
352 OR1200_REGISTERED_OUTPUTS can now be enabled. lampret 8258d 05h /or1k/tags/stable_0_1_0/
351 Fixed some l.trap typos. lampret 8258d 07h /or1k/tags/stable_0_1_0/
350 For GDB changed single stepping and disabled trap exception. lampret 8258d 08h /or1k/tags/stable_0_1_0/
349 Some bugs regarding cache simulation fixed. simons 8259d 21h /or1k/tags/stable_0_1_0/
348 Added instructions on how to build configure. ivang 8261d 05h /or1k/tags/stable_0_1_0/
347 Added CRC32 calculation to Ethernet erez 8262d 02h /or1k/tags/stable_0_1_0/
346 Improved Ethernet simulation erez 8262d 03h /or1k/tags/stable_0_1_0/
345 Added check for net/ethernet.h (needed by ethernet simulator) erez 8262d 03h /or1k/tags/stable_0_1_0/
344 added acv test for uart; sim debug now has verbose levels; lot of bugs fixed in uart model markom 8262d 05h /or1k/tags/stable_0_1_0/
343 Small touches to test programs erez 8262d 08h /or1k/tags/stable_0_1_0/
342 added exception vectors to support and modified section names markom 8263d 04h /or1k/tags/stable_0_1_0/
341 added VAPI for uart; uart 16550 support, some bugs fixed markom 8263d 06h /or1k/tags/stable_0_1_0/
340 Added hpint vector lampret 8263d 07h /or1k/tags/stable_0_1_0/
339 Added setpc test lampret 8263d 07h /or1k/tags/stable_0_1_0/
338 Added 'setpc'. Renamed some signals (except_flushpipe into flushpipe etc) lampret 8263d 07h /or1k/tags/stable_0_1_0/
337 Fixed tick timer interrupt reporting by using TTCR[IP] bit. lampret 8263d 07h /or1k/tags/stable_0_1_0/
336 VAPI works markom 8264d 02h /or1k/tags/stable_0_1_0/
335 some small bugs fixed markom 8264d 03h /or1k/tags/stable_0_1_0/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.