OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_1_0/] - Rev 363

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
363 program can be stepped and continued before running it, supporting low level debugging markom 8255d 03h /or1k/tags/stable_0_1_0/
362 some changes based on current modifications to or1k; cleaner register naming; ctrl-c causes stepi; write&read pc work on next instruction markom 8255d 08h /or1k/tags/stable_0_1_0/
361 set config command added; config struct has been divided into two structs - config and runtime; -f option allows multiple config scripts markom 8255d 09h /or1k/tags/stable_0_1_0/
360 Added OR1200_REGISTERED_INPUTS. lampret 8255d 19h /or1k/tags/stable_0_1_0/
359 Added optional sampling of inputs. lampret 8255d 19h /or1k/tags/stable_0_1_0/
358 Fixed virtual silicon single-port rams instantiation. lampret 8255d 19h /or1k/tags/stable_0_1_0/
357 Fixed dbg_is_o assignment width. lampret 8255d 19h /or1k/tags/stable_0_1_0/
356 Break point bug fixed simons 8255d 22h /or1k/tags/stable_0_1_0/
355 uart VAPI model improved; changes to MC and eth. markom 8256d 05h /or1k/tags/stable_0_1_0/
354 Fixed width of du_except. lampret 8256d 16h /or1k/tags/stable_0_1_0/
353 Cashes disabled. simons 8257d 02h /or1k/tags/stable_0_1_0/
352 OR1200_REGISTERED_OUTPUTS can now be enabled. lampret 8258d 05h /or1k/tags/stable_0_1_0/
351 Fixed some l.trap typos. lampret 8258d 07h /or1k/tags/stable_0_1_0/
350 For GDB changed single stepping and disabled trap exception. lampret 8258d 08h /or1k/tags/stable_0_1_0/
349 Some bugs regarding cache simulation fixed. simons 8259d 21h /or1k/tags/stable_0_1_0/
348 Added instructions on how to build configure. ivang 8261d 05h /or1k/tags/stable_0_1_0/
347 Added CRC32 calculation to Ethernet erez 8262d 02h /or1k/tags/stable_0_1_0/
346 Improved Ethernet simulation erez 8262d 03h /or1k/tags/stable_0_1_0/
345 Added check for net/ethernet.h (needed by ethernet simulator) erez 8262d 03h /or1k/tags/stable_0_1_0/
344 added acv test for uart; sim debug now has verbose levels; lot of bugs fixed in uart model markom 8262d 05h /or1k/tags/stable_0_1_0/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.