OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_1_0/] - Rev 499

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
499 Made testbench/support/int.c more usable and changed acv_gpio test to use it erez 8212d 17h /or1k/tags/stable_0_1_0/
498 Fixed data type bug in l_mac() that caused incorrect calculation of MACHI. Possible that l_msb has the same bug. lampret 8224d 02h /or1k/tags/stable_0_1_0/
497 Fixed encoding of the following insns: l.mac,l.msb,l.maci,l.mtspr,l.mfspr lampret 8224d 03h /or1k/tags/stable_0_1_0/
496 Added generation of instruction set reference document. ivang 8224d 13h /or1k/tags/stable_0_1_0/
495 added missing enddevice command in GPIO section markom 8224d 14h /or1k/tags/stable_0_1_0/
494 trace.h removed; removed absolete trace_fd code - use exe_log instead markom 8224d 14h /or1k/tags/stable_0_1_0/
493 --enable-opt switch added to testbench configure markom 8224d 17h /or1k/tags/stable_0_1_0/
492 uart THRE interrupt immedialty after write to IER markom 8224d 17h /or1k/tags/stable_0_1_0/
491 pc command fixed markom 8225d 12h /or1k/tags/stable_0_1_0/
490 clkcycle parsing problem fixed markom 8225d 12h /or1k/tags/stable_0_1_0/
489 blank page at beginning and at the end of the isa doc. markom 8225d 12h /or1k/tags/stable_0_1_0/
488 *** empty log message *** ivang 8225d 17h /or1k/tags/stable_0_1_0/
487 Lectored english descriptions by Bob Gardner-Medwin. Thanks Bob! markom 8225d 17h /or1k/tags/stable_0_1_0/
486 Updated documentation in default sim.cfg erez 8225d 18h /or1k/tags/stable_0_1_0/
485 gdb.h moved to debug dir; except.ld renamed to default.ld markom 8225d 20h /or1k/tags/stable_0_1_0/
484 Changed to support execution from various addresses. simons 8226d 08h /or1k/tags/stable_0_1_0/
483 Implemented some GPIO tests erez 8226d 08h /or1k/tags/stable_0_1_0/
482 profiling uses l.jr instead of obsolete l.jalr markom 8226d 12h /or1k/tags/stable_0_1_0/
481 -f bug fixed markom 8226d 12h /or1k/tags/stable_0_1_0/
480 RTL_SIM define added for shorter simulation runtime. simons 8226d 12h /or1k/tags/stable_0_1_0/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.