OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_1_0/] - Rev 92

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
92 Tick timer. lampret 8497d 12h /or1k/tags/stable_0_1_0/
91 Tick timer facility. lampret 8497d 12h /or1k/tags/stable_0_1_0/
90 Added tick timer. lampret 8497d 14h /or1k/tags/stable_0_1_0/
89 Minor changes. lampret 8498d 10h /or1k/tags/stable_0_1_0/
88 Update. lampret 8498d 21h /or1k/tags/stable_0_1_0/
87 Files required for creation of html files. lampret 8498d 21h /or1k/tags/stable_0_1_0/
86 Added dh command. lampret 8498d 21h /or1k/tags/stable_0_1_0/
85 Added dumphex. lampret 8498d 21h /or1k/tags/stable_0_1_0/
84 Update. lampret 8498d 21h /or1k/tags/stable_0_1_0/
83 Updates. lampret 8498d 21h /or1k/tags/stable_0_1_0/
82 Changed pctemp to pcnext. lampret 8498d 21h /or1k/tags/stable_0_1_0/
80 First import. lampret 8526d 16h /or1k/tags/stable_0_1_0/
79 Data and instruction cache simulation added. lampret 8528d 13h /or1k/tags/stable_0_1_0/
78 (i/d)tlb_status lampret 8652d 03h /or1k/tags/stable_0_1_0/
77 Regular update. lampret 8652d 03h /or1k/tags/stable_0_1_0/
76 regular update lampret 8652d 03h /or1k/tags/stable_0_1_0/
75 simgetstr added. eval_mem32 replaced with evalsim_mem32. lampret 8652d 03h /or1k/tags/stable_0_1_0/
74 Same as DMMU. lampret 8659d 03h /or1k/tags/stable_0_1_0/
73 Fixed all bugs. Now more or less works. IMMU still has some problems (exception start). lampret 8659d 03h /or1k/tags/stable_0_1_0/
72 Added 'how to build GNU tools' lampret 8664d 04h /or1k/tags/stable_0_1_0/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.