OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_1_0/] [or1ksim/] - Rev 466

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
466 EEAR is used for determing ITLB miss and IPF page address. simons 8274d 21h /or1k/tags/stable_0_1_0/or1ksim/
465 New tests added. simons 8274d 21h /or1k/tags/stable_0_1_0/or1ksim/
464 Some small bugs fixed. simons 8274d 21h /or1k/tags/stable_0_1_0/or1ksim/
463 Interrupt has the highest priority among all exceptions. simons 8274d 21h /or1k/tags/stable_0_1_0/or1ksim/
462 Exception test. simons 8275d 20h /or1k/tags/stable_0_1_0/or1ksim/
461 DTLBMISS and DPF exceptions are fixed in simulator. simons 8275d 20h /or1k/tags/stable_0_1_0/or1ksim/
460 excpt test removed except test added. simons 8275d 20h /or1k/tags/stable_0_1_0/or1ksim/
459 This is replaced by except test. simons 8275d 20h /or1k/tags/stable_0_1_0/or1ksim/
458 Align, bus error and range exception fixed. simons 8275d 21h /or1k/tags/stable_0_1_0/or1ksim/
457 Page size set to 8192. simons 8279d 00h /or1k/tags/stable_0_1_0/or1ksim/
456 Page size bug fixed. simons 8279d 00h /or1k/tags/stable_0_1_0/or1ksim/
455 For mc tests ivang 8279d 05h /or1k/tags/stable_0_1_0/or1ksim/
454 MC Tests. ivang 8279d 05h /or1k/tags/stable_0_1_0/or1ksim/
453 Also performs mc initialization. ivang 8279d 05h /or1k/tags/stable_0_1_0/or1ksim/
452 Added mc tests. ivang 8279d 05h /or1k/tags/stable_0_1_0/or1ksim/
451 each test should define its own LDFLAGS markom 8279d 07h /or1k/tags/stable_0_1_0/or1ksim/
450 Exceptions are allways enabled. simons 8279d 09h /or1k/tags/stable_0_1_0/or1ksim/
449 MMU test configuration. simons 8280d 10h /or1k/tags/stable_0_1_0/or1ksim/
448 Permission test added. simons 8280d 10h /or1k/tags/stable_0_1_0/or1ksim/
447 ITLBMR register bit fields set in order. simons 8280d 11h /or1k/tags/stable_0_1_0/or1ksim/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.