OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_1_0/] [or1ksim/] [testbench/] - Rev 1264

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1264 CCAS added to configure.in, CCASCOMPILE changed in Makefile.in jurem 7412d 01h /or1k/tags/stable_0_1_0/or1ksim/testbench/
1249 Downgrading back to automake-1.4 lampret 7461d 17h /or1k/tags/stable_0_1_0/or1ksim/testbench/
1117 Ignore generated files for CVS purposes sfurman 7804d 17h /or1k/tags/stable_0_1_0/or1ksim/testbench/
1081 or32-uclinux tool chain have to be used to build the testbench. simons 7926d 06h /or1k/tags/stable_0_1_0/or1ksim/testbench/
1048 breakpoint can be set on labels markom 7973d 01h /or1k/tags/stable_0_1_0/or1ksim/testbench/
1027 PRINTF/printf mess fixed. simons 7980d 07h /or1k/tags/stable_0_1_0/or1ksim/testbench/
1024 Mess with printf/PRINTF fixed. Ethernet test changed to support latest changes. simons 7981d 04h /or1k/tags/stable_0_1_0/or1ksim/testbench/
997 PRINTF should be used instead of printf; command redirection repaired markom 7993d 07h /or1k/tags/stable_0_1_0/or1ksim/testbench/
972 Interrupt suorces fixed. simons 8000d 03h /or1k/tags/stable_0_1_0/or1ksim/testbench/
971 Now even keyboard test passes. simons 8000d 05h /or1k/tags/stable_0_1_0/or1ksim/testbench/
970 Testbench is now running on ORP architecture platform. simons 8000d 18h /or1k/tags/stable_0_1_0/or1ksim/testbench/
957 Flash at 0x04000000 RAM at 0x00000000. Only MMU test works. simons 8002d 20h /or1k/tags/stable_0_1_0/or1ksim/testbench/
956 Changed to work with or32-uclinux tool chain. Everything works except keyboard test. simons 8003d 00h /or1k/tags/stable_0_1_0/or1ksim/testbench/
915 cuc main verilog file generation markom 8017d 01h /or1k/tags/stable_0_1_0/or1ksim/testbench/
909 Bug fix. lampret 8018d 18h /or1k/tags/stable_0_1_0/or1ksim/testbench/
889 Modified Ethernet model. ivang 8034d 21h /or1k/tags/stable_0_1_0/or1ksim/testbench/
840 Added execution of pre and post simulation shell scripts.
Script should be named <testname>.pre.sh for pre-execution script
and <testname>.post.sh for post-execution script.		 ivang 8112d 03h /or1k/tags/stable_0_1_0/or1ksim/testbench/
838 Bug fix. ivang 8112d 21h /or1k/tags/stable_0_1_0/or1ksim/testbench/
837 Configuration for ethernet testcase. ivang 8112d 23h /or1k/tags/stable_0_1_0/or1ksim/testbench/
836 Fixed bug in file interface. Modified testcase to suid modifications. ivang 8112d 23h /or1k/tags/stable_0_1_0/or1ksim/testbench/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.