OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0/] - Rev 1022

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1022 As per Taylor Su suggestion all case blocks are full case by default and optionally (OR1200_CASE_DEFAULT) can be disabled to increase clock frequncy. lampret 7984d 17h /or1k/tags/stable_0_2_0/
1021 *** empty log message *** rherveille 7988d 20h /or1k/tags/stable_0_2_0/
1020 Fixed several bugs
Working version, tested on Bender hardware		 rherveille 7988d 20h /or1k/tags/stable_0_2_0/
1019 fixed some bugs detected by Bender hardware rherveille 7988d 20h /or1k/tags/stable_0_2_0/
1018 TX_BD_NUM register now contains a real number of transmit BDs (before this was n*2) simons 7989d 03h /or1k/tags/stable_0_2_0/
1017 TX_BD_NUM register now contains a real number of transmit BDs (before this was n*2) simons 7989d 03h /or1k/tags/stable_0_2_0/
1016 64 bytes is the smallest packet size. simons 7989d 19h /or1k/tags/stable_0_2_0/
1015 Host type was not recognized. simons 7990d 05h /or1k/tags/stable_0_2_0/
1014 added _JBLEN definition for or1k ivang 7990d 19h /or1k/tags/stable_0_2_0/
1013 ORP architecture supported. simons 7990d 21h /or1k/tags/stable_0_2_0/
1011 Removed some commented RTL. Fixed SR/ESR flag bug. lampret 7991d 14h /or1k/tags/stable_0_2_0/
1010 Import ivang 7995d 17h /or1k/tags/stable_0_2_0/
1009 Import ivang 7995d 18h /or1k/tags/stable_0_2_0/
1008 Import ivang 7995d 18h /or1k/tags/stable_0_2_0/
1007 Import ivang 7995d 18h /or1k/tags/stable_0_2_0/
1006 Import ivang 7995d 18h /or1k/tags/stable_0_2_0/
1005 Import ivang 7995d 18h /or1k/tags/stable_0_2_0/
1004 Now every ramdisk image should have init program. simons 7996d 03h /or1k/tags/stable_0_2_0/
1003 cuc temporary files are deleted upon exiting markom 7996d 03h /or1k/tags/stable_0_2_0/
1002 Now every ramdisk image should have init program. simons 7996d 03h /or1k/tags/stable_0_2_0/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.