OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0/] - Rev 1589

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1589 Make -d channel be equivalent to -d +channel nogj 6890d 03h /or1k/tags/stable_0_2_0/
1588 Correct INT_MAX->INT32_MAX nogj 6890d 04h /or1k/tags/stable_0_2_0/
1587 Supports two RAM banks by Jacob Bower jcastillo 6893d 17h /or1k/tags/stable_0_2_0/
1586 Charles Qi
Fix memory handling on big endian machines		 nogj 6894d 20h /or1k/tags/stable_0_2_0/
1585 added missing exception, fixes segfault with trap exception phoenix 6900d 12h /or1k/tags/stable_0_2_0/
1584 usability improvments phoenix 6901d 11h /or1k/tags/stable_0_2_0/
1583 First Import jcastillo 6901d 23h /or1k/tags/stable_0_2_0/
1582 Added support for RAMB16 Xilinx4/Spartan3 primitives jcastillo 6901d 23h /or1k/tags/stable_0_2_0/
1581 Added support for rc200 board by Jacob Bower jcastillo 6903d 04h /or1k/tags/stable_0_2_0/
1580 Stephan Bourduas
* Fix starting instruction logger from > 2^31 - 1 instructions
* Fix `run x' command, where x > 2^31.

nog.		 nogj 6910d 04h /or1k/tags/stable_0_2_0/
1579 Add missing break; statements nogj 6921d 23h /or1k/tags/stable_0_2_0/
1578 Put consecutive asm statements into one __asm__() block to prevent gcc from scheduleing other instructions between them. nogj 6921d 23h /or1k/tags/stable_0_2_0/
1577 gcc4 compile fix nogj 6921d 23h /or1k/tags/stable_0_2_0/
1576 configure updates phoenix 6922d 12h /or1k/tags/stable_0_2_0/
1575 no message jcastillo 6935d 10h /or1k/tags/stable_0_2_0/
1574 Add ptrace implementation nogj 6937d 17h /or1k/tags/stable_0_2_0/
1573 Fix kernel stack creep nogj 6937d 17h /or1k/tags/stable_0_2_0/
1571 Update ChangeLog with cvs2cl.pl -S nogj 6937d 19h /or1k/tags/stable_0_2_0/
1570 workaround for builds on Cygwin phoenix 6941d 23h /or1k/tags/stable_0_2_0/
1569 Fix segfault when parsing invalid debug options nogj 6944d 18h /or1k/tags/stable_0_2_0/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.