OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0/] - Rev 305

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
305 VAPI should work, but not tested with sim yet. markom 8284d 13h /or1k/tags/stable_0_2_0/
304 included VAPI in execution, but it is still not functioning; some cleanup in toplevel.c markom 8284d 14h /or1k/tags/stable_0_2_0/
303 Fixed reset exception (ESR0) and added some SPRs to executed.log lampret 8285d 02h /or1k/tags/stable_0_2_0/
302 Added bin2hex lampret 8285d 04h /or1k/tags/stable_0_2_0/
301 Fixed error output. lampret 8285d 04h /or1k/tags/stable_0_2_0/
300 Simulator configuration. simons 8285d 10h /or1k/tags/stable_0_2_0/
299 ran automake and autoconf markom 8285d 11h /or1k/tags/stable_0_2_0/
298 Tested on simulator. simons 8285d 11h /or1k/tags/stable_0_2_0/
297 mc +& bug fixed markom 8285d 11h /or1k/tags/stable_0_2_0/
296 Sections loaded by physical add. simons 8285d 12h /or1k/tags/stable_0_2_0/
295 repaired bug in memcfg parser markom 8285d 13h /or1k/tags/stable_0_2_0/
294 improved config parser markom 8285d 13h /or1k/tags/stable_0_2_0/
293 added draft VAPI files; added verbose option to sim section markom 8285d 15h /or1k/tags/stable_0_2_0/
292 Added TT and PIC SPRs to the status (info command) lampret 8285d 20h /or1k/tags/stable_0_2_0/
291 Second import simons 8286d 05h /or1k/tags/stable_0_2_0/
290 *** empty log message *** simons 8286d 05h /or1k/tags/stable_0_2_0/
289 *** empty log message *** simons 8286d 05h /or1k/tags/stable_0_2_0/
288 *** empty log message *** simons 8286d 06h /or1k/tags/stable_0_2_0/
287 These are generated simons 8286d 10h /or1k/tags/stable_0_2_0/
286 These are generated. simons 8286d 10h /or1k/tags/stable_0_2_0/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.