OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0/] - Rev 359

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
359 Added optional sampling of inputs. lampret 8335d 02h /or1k/tags/stable_0_2_0/
358 Fixed virtual silicon single-port rams instantiation. lampret 8335d 02h /or1k/tags/stable_0_2_0/
357 Fixed dbg_is_o assignment width. lampret 8335d 02h /or1k/tags/stable_0_2_0/
356 Break point bug fixed simons 8335d 05h /or1k/tags/stable_0_2_0/
355 uart VAPI model improved; changes to MC and eth. markom 8335d 12h /or1k/tags/stable_0_2_0/
354 Fixed width of du_except. lampret 8335d 22h /or1k/tags/stable_0_2_0/
353 Cashes disabled. simons 8336d 09h /or1k/tags/stable_0_2_0/
352 OR1200_REGISTERED_OUTPUTS can now be enabled. lampret 8337d 12h /or1k/tags/stable_0_2_0/
351 Fixed some l.trap typos. lampret 8337d 13h /or1k/tags/stable_0_2_0/
350 For GDB changed single stepping and disabled trap exception. lampret 8337d 15h /or1k/tags/stable_0_2_0/
349 Some bugs regarding cache simulation fixed. simons 8339d 03h /or1k/tags/stable_0_2_0/
348 Added instructions on how to build configure. ivang 8340d 11h /or1k/tags/stable_0_2_0/
347 Added CRC32 calculation to Ethernet erez 8341d 08h /or1k/tags/stable_0_2_0/
346 Improved Ethernet simulation erez 8341d 10h /or1k/tags/stable_0_2_0/
345 Added check for net/ethernet.h (needed by ethernet simulator) erez 8341d 10h /or1k/tags/stable_0_2_0/
344 added acv test for uart; sim debug now has verbose levels; lot of bugs fixed in uart model markom 8341d 12h /or1k/tags/stable_0_2_0/
343 Small touches to test programs erez 8341d 14h /or1k/tags/stable_0_2_0/
342 added exception vectors to support and modified section names markom 8342d 11h /or1k/tags/stable_0_2_0/
341 added VAPI for uart; uart 16550 support, some bugs fixed markom 8342d 13h /or1k/tags/stable_0_2_0/
340 Added hpint vector lampret 8342d 13h /or1k/tags/stable_0_2_0/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.