OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0/] - Rev 414

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
414 Stack section should not be loaded into mamory. simons 8317d 21h /or1k/tags/stable_0_2_0/
413 some section changes markom 8317d 23h /or1k/tags/stable_0_2_0/
412 *** empty log message *** simons 8318d 00h /or1k/tags/stable_0_2_0/
411 acv uart testsuite now works (without modem test) markom 8318d 03h /or1k/tags/stable_0_2_0/
410 MMU test added. simons 8318d 20h /or1k/tags/stable_0_2_0/
409 some minor changes to or1ksim; Testbench except.s modified. Interrupt test almost finished for uart ACV. markom 8319d 03h /or1k/tags/stable_0_2_0/
408 Fixed errant rx_bd_num erez 8319d 23h /or1k/tags/stable_0_2_0/
406 Renamed ethernet's RX_BD_ADR to RX_BD_NUM erez 8320d 01h /or1k/tags/stable_0_2_0/
405 Stepping trough l.jal and l.jalr fixed. simons 8321d 03h /or1k/tags/stable_0_2_0/
404 is_delayed() is used outside this file. simons 8321d 03h /or1k/tags/stable_0_2_0/
403 Prompt changed because ddd requires (gdb). simons 8321d 03h /or1k/tags/stable_0_2_0/
402 Added OR1200_GENERIC_MULTP2_32X32 and OR1200_ASIC_MULTP2_32X32 lampret 8321d 07h /or1k/tags/stable_0_2_0/
401 *** empty log message *** simons 8324d 18h /or1k/tags/stable_0_2_0/
400 force_dslot_fetch does not work - allways zero. simons 8324d 18h /or1k/tags/stable_0_2_0/
399 Trap insn couses break after exits ex_insn. simons 8324d 18h /or1k/tags/stable_0_2_0/
398 added register field defines ivang 8326d 23h /or1k/tags/stable_0_2_0/
397 removed or16 architecture markom 8327d 00h /or1k/tags/stable_0_2_0/
396 added missing file markom 8327d 02h /or1k/tags/stable_0_2_0/
395 removed obsolete dependency and history from cpu section markom 8327d 04h /or1k/tags/stable_0_2_0/
394 dependency joined with dependstats; history moved to sim section markom 8327d 05h /or1k/tags/stable_0_2_0/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.