OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0/] - Rev 463

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
463 Interrupt has the highest priority among all exceptions. simons 8243d 15h /or1k/tags/stable_0_2_0/
462 Exception test. simons 8244d 14h /or1k/tags/stable_0_2_0/
461 DTLBMISS and DPF exceptions are fixed in simulator. simons 8244d 15h /or1k/tags/stable_0_2_0/
460 excpt test removed except test added. simons 8244d 15h /or1k/tags/stable_0_2_0/
459 This is replaced by except test. simons 8244d 15h /or1k/tags/stable_0_2_0/
458 Align, bus error and range exception fixed. simons 8244d 15h /or1k/tags/stable_0_2_0/
457 Page size set to 8192. simons 8247d 19h /or1k/tags/stable_0_2_0/
456 Page size bug fixed. simons 8247d 19h /or1k/tags/stable_0_2_0/
455 For mc tests ivang 8248d 00h /or1k/tags/stable_0_2_0/
454 MC Tests. ivang 8248d 00h /or1k/tags/stable_0_2_0/
453 Also performs mc initialization. ivang 8248d 00h /or1k/tags/stable_0_2_0/
452 Added mc tests. ivang 8248d 00h /or1k/tags/stable_0_2_0/
451 each test should define its own LDFLAGS markom 8248d 01h /or1k/tags/stable_0_2_0/
450 Exceptions are allways enabled. simons 8248d 03h /or1k/tags/stable_0_2_0/
449 MMU test configuration. simons 8249d 04h /or1k/tags/stable_0_2_0/
448 Permission test added. simons 8249d 04h /or1k/tags/stable_0_2_0/
447 ITLBMR register bit fields set in order. simons 8249d 05h /or1k/tags/stable_0_2_0/
446 ITLBMR register bit fields set in order. simons 8249d 05h /or1k/tags/stable_0_2_0/
445 Reading GPIO input reg now also returns values on output bits erez 8249d 07h /or1k/tags/stable_0_2_0/
444 Added GPIO simulation erez 8249d 15h /or1k/tags/stable_0_2_0/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.